Home
last modified time | relevance | path

Searched refs:csrsi (Results 1 – 25 of 55) sorted by relevance

123

/dports/devel/binutils/binutils-2.37/gas/testsuite/gas/riscv/
H A Dmarch-imply-i.s5 csrsi ustatus, 0x0
H A Dmarch-imply-i2p1-01.l4 .*Error: unrecognized opcode `csrsi ustatus,0x0'
H A Dpriv-reg-pseudo.s8 csrsi 0x0, 31
H A Dpriv-reg-pseudo.d16 [ ]+[0-9a-f]+:[ ]+000fe073[ ]+csrsi[ ]+ustatus,31
/dports/devel/arm-elf-binutils/binutils-2.37/gas/testsuite/gas/riscv/
H A Dmarch-imply-i.s5 csrsi ustatus, 0x0
H A Dmarch-imply-i2p1-01.l4 .*Error: unrecognized opcode `csrsi ustatus,0x0'
H A Dpriv-reg-pseudo.s8 csrsi 0x0, 31
H A Dpriv-reg-pseudo.d16 [ ]+[0-9a-f]+:[ ]+000fe073[ ]+csrsi[ ]+ustatus,31
/dports/devel/gnulibiberty/binutils-2.37/gas/testsuite/gas/riscv/
H A Dmarch-imply-i.s5 csrsi ustatus, 0x0
H A Dpriv-reg-pseudo.s8 csrsi 0x0, 31
H A Dmarch-imply-i2p1-01.l4 .*Error: unrecognized opcode `csrsi ustatus,0x0'
H A Dpriv-reg-pseudo.d16 [ ]+[0-9a-f]+:[ ]+000fe073[ ]+csrsi[ ]+ustatus,31
/dports/emulators/riscv-isa-sim/riscv-isa-sim-4f12984/riscv/
H A Dopcodes.h26 static uint32_t csrsi(unsigned int csr, uint16_t imm) __attribute__ ((unused));
27 static uint32_t csrsi(unsigned int csr, uint16_t imm) { in csrsi() function
/dports/devel/openocd/openocd-0.11.0/src/target/riscv/
H A Dopcodes.h31 static uint32_t csrsi(unsigned int csr, uint16_t imm) __attribute__ ((unused));
32 static uint32_t csrsi(unsigned int csr, uint16_t imm) in csrsi() function
/dports/devel/llvm70/llvm-7.0.1.src/test/MC/RISCV/
H A Drvi-aliases-valid.s146 # CHECK-ALIAS: csrsi 4095, 16
147 csrsi 0xfff, 0x10
/dports/devel/llvm80/llvm-8.0.1.src/test/MC/RISCV/
H A Drvi-aliases-valid.s178 # CHECK-S-OBJ: csrsi 4095, 16
179 csrsi 0xfff, 0x10
188 # CHECK-S-OBJ: csrsi 336, 7
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/test/MC/RISCV/
H A Drvi-aliases-valid.s203 # CHECK-S-OBJ: csrsi 4095, 16
204 csrsi 0xfff, 0x10 label
213 # CHECK-S-OBJ: csrsi 336, 7
/dports/devel/llvm11/llvm-11.0.1.src/test/MC/RISCV/
H A Drvi-aliases-valid.s203 # CHECK-S-OBJ: csrsi 4095, 16
204 csrsi 0xfff, 0x10 label
213 # CHECK-S-OBJ: csrsi 336, 7
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/test/MC/RISCV/
H A Drvi-aliases-valid.s227 # CHECK-S-OBJ: csrsi 4095, 16
228 csrsi 0xfff, 0x10 label
237 # CHECK-S-OBJ: csrsi 336, 7
/dports/devel/llvm10/llvm-10.0.1.src/test/MC/RISCV/
H A Drvi-aliases-valid.s203 # CHECK-S-OBJ: csrsi 4095, 16
204 csrsi 0xfff, 0x10 label
213 # CHECK-S-OBJ: csrsi 336, 7
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/test/MC/RISCV/
H A Drvi-aliases-valid.s227 # CHECK-S-OBJ: csrsi 4095, 16
228 csrsi 0xfff, 0x10 label
237 # CHECK-S-OBJ: csrsi 336, 7
/dports/devel/llvm90/llvm-9.0.1.src/test/MC/RISCV/
H A Drvi-aliases-valid.s203 # CHECK-S-OBJ: csrsi 4095, 16
204 csrsi 0xfff, 0x10 label
213 # CHECK-S-OBJ: csrsi 336, 7
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/test/MC/RISCV/
H A Drvi-aliases-valid.s203 # CHECK-S-OBJ: csrsi 4095, 16
204 csrsi 0xfff, 0x10 label
213 # CHECK-S-OBJ: csrsi 336, 7
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/test/MC/RISCV/
H A Drvi-aliases-valid.s203 # CHECK-S-OBJ: csrsi 4095, 16
204 csrsi 0xfff, 0x10 label
213 # CHECK-S-OBJ: csrsi 336, 7
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/test/MC/RISCV/
H A Drvi-aliases-valid.s227 # CHECK-S-OBJ: csrsi 4095, 16
228 csrsi 0xfff, 0x10 label
237 # CHECK-S-OBJ: csrsi 336, 7

123