/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/test/CodeGen/AMDGPU/GlobalISel/ |
H A D | llvm.amdgcn.ds.fadd.ll | 12 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 20 ; GFX9-NEXT: ds_add_rtn_f32 v0, v0, v1 28 ; GFX10-NEXT: ds_add_rtn_f32 v0, v0, v1 71 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 78 ; GFX9-NEXT: ds_add_rtn_f32 v0, v0, v1 85 ; GFX10-NEXT: ds_add_rtn_f32 v0, v0, v1 123 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 130 ; GFX9-NEXT: ds_add_rtn_f32 v0, v0, v1 138 ; GFX10-NEXT: ds_add_rtn_f32 v0, v0, v1 178 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 [all …]
|
/dports/graphics/llvm-mesa/llvm-13.0.1.src/test/CodeGen/AMDGPU/GlobalISel/ |
H A D | llvm.amdgcn.ds.fadd.ll | 12 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 20 ; GFX9-NEXT: ds_add_rtn_f32 v0, v0, v1 28 ; GFX10-NEXT: ds_add_rtn_f32 v0, v0, v1 71 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 78 ; GFX9-NEXT: ds_add_rtn_f32 v0, v0, v1 85 ; GFX10-NEXT: ds_add_rtn_f32 v0, v0, v1 123 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 130 ; GFX9-NEXT: ds_add_rtn_f32 v0, v0, v1 138 ; GFX10-NEXT: ds_add_rtn_f32 v0, v0, v1 178 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 [all …]
|
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/test/CodeGen/AMDGPU/GlobalISel/ |
H A D | llvm.amdgcn.ds.fadd.ll | 12 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 20 ; GFX9-NEXT: ds_add_rtn_f32 v0, v0, v1 28 ; GFX10-NEXT: ds_add_rtn_f32 v0, v0, v1 71 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 78 ; GFX9-NEXT: ds_add_rtn_f32 v0, v0, v1 85 ; GFX10-NEXT: ds_add_rtn_f32 v0, v0, v1 123 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 130 ; GFX9-NEXT: ds_add_rtn_f32 v0, v0, v1 138 ; GFX10-NEXT: ds_add_rtn_f32 v0, v0, v1 178 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 [all …]
|
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/test/CodeGen/AMDGPU/GlobalISel/ |
H A D | llvm.amdgcn.ds.fadd.ll | 12 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 20 ; GFX9-NEXT: ds_add_rtn_f32 v0, v0, v1 28 ; GFX10-NEXT: ds_add_rtn_f32 v0, v0, v1 71 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 78 ; GFX9-NEXT: ds_add_rtn_f32 v0, v0, v1 85 ; GFX10-NEXT: ds_add_rtn_f32 v0, v0, v1 123 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 130 ; GFX9-NEXT: ds_add_rtn_f32 v0, v0, v1 138 ; GFX10-NEXT: ds_add_rtn_f32 v0, v0, v1 178 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 [all …]
|
/dports/devel/llvm13/llvm-project-13.0.1.src/llvm/test/CodeGen/AMDGPU/GlobalISel/ |
H A D | llvm.amdgcn.ds.fadd.ll | 12 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 20 ; GFX9-NEXT: ds_add_rtn_f32 v0, v0, v1 28 ; GFX10-NEXT: ds_add_rtn_f32 v0, v0, v1 71 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 78 ; GFX9-NEXT: ds_add_rtn_f32 v0, v0, v1 85 ; GFX10-NEXT: ds_add_rtn_f32 v0, v0, v1 123 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 130 ; GFX9-NEXT: ds_add_rtn_f32 v0, v0, v1 138 ; GFX10-NEXT: ds_add_rtn_f32 v0, v0, v1 178 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 [all …]
|
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/test/CodeGen/AMDGPU/GlobalISel/ |
H A D | llvm.amdgcn.ds.fadd.ll | 11 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 19 ; GFX9-NEXT: ds_add_rtn_f32 v0, v0, v1 32 ; GFX8-NEXT: ds_add_rtn_f32 v0, v1, v0 offset:512 54 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 61 ; GFX9-NEXT: ds_add_rtn_f32 v0, v0, v1 92 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 99 ; GFX9-NEXT: ds_add_rtn_f32 v0, v0, v1 131 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 138 ; GFX9-NEXT: ds_add_rtn_f32 v0, v0, v1 170 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 [all …]
|
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/test/CodeGen/AMDGPU/GlobalISel/ |
H A D | llvm.amdgcn.ds.fadd.ll | 11 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 19 ; GFX9-NEXT: ds_add_rtn_f32 v0, v0, v1 32 ; GFX8-NEXT: ds_add_rtn_f32 v0, v1, v0 offset:512 54 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 61 ; GFX9-NEXT: ds_add_rtn_f32 v0, v0, v1 92 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 99 ; GFX9-NEXT: ds_add_rtn_f32 v0, v0, v1 131 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 138 ; GFX9-NEXT: ds_add_rtn_f32 v0, v0, v1 170 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 [all …]
|
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/test/CodeGen/AMDGPU/GlobalISel/ |
H A D | llvm.amdgcn.ds.fadd.ll | 11 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 19 ; GFX9-NEXT: ds_add_rtn_f32 v0, v0, v1 32 ; GFX8-NEXT: ds_add_rtn_f32 v0, v1, v0 offset:512 54 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 61 ; GFX9-NEXT: ds_add_rtn_f32 v0, v0, v1 92 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 99 ; GFX9-NEXT: ds_add_rtn_f32 v0, v0, v1 131 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 138 ; GFX9-NEXT: ds_add_rtn_f32 v0, v0, v1 170 ; GFX8-NEXT: ds_add_rtn_f32 v0, v0, v1 [all …]
|
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/test/CodeGen/AMDGPU/ |
H A D | local-atomics-fp.ll | 10 ; HAS-ATOMICS: ds_add_rtn_f32 v0, v0, [[K]] 35 ; HAS-ATOMICS: ds_add_rtn_f32 [[V2:v[0-9]+]], [[V1:v[0-9]+]], [[V0]] offset:32 38 ; HAS-ATOMICS: ds_add_rtn_f32 {{v[0-9]+}}, {{v[0-9]+}}, [[V2]] 56 ; HAS-ATOMICS: ds_add_rtn_f32 [[V2:v[0-9]+]], [[V1:v[0-9]+]], [[V0]] offset:32 59 ; HAS-ATOMICS: ds_add_rtn_f32 {{v[0-9]+}}, {{v[0-9]+}}, [[V2]]
|
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/test/CodeGen/AMDGPU/ |
H A D | local-atomics-fp.ll | 10 ; HAS-ATOMICS: ds_add_rtn_f32 v0, v0, [[K]] 35 ; HAS-ATOMICS: ds_add_rtn_f32 [[V2:v[0-9]+]], [[V1:v[0-9]+]], [[V0]] offset:32 38 ; HAS-ATOMICS: ds_add_rtn_f32 {{v[0-9]+}}, {{v[0-9]+}}, [[V2]] 56 ; HAS-ATOMICS: ds_add_rtn_f32 [[V2:v[0-9]+]], [[V1:v[0-9]+]], [[V0]] offset:32 59 ; HAS-ATOMICS: ds_add_rtn_f32 {{v[0-9]+}}, {{v[0-9]+}}, [[V2]]
|
/dports/devel/llvm10/llvm-10.0.1.src/test/CodeGen/AMDGPU/ |
H A D | local-atomics-fp.ll | 10 ; HAS-ATOMICS: ds_add_rtn_f32 v0, v0, [[K]] 35 ; HAS-ATOMICS: ds_add_rtn_f32 [[V2:v[0-9]+]], [[V1:v[0-9]+]], [[V0]] offset:32 38 ; HAS-ATOMICS: ds_add_rtn_f32 {{v[0-9]+}}, {{v[0-9]+}}, [[V2]] 56 ; HAS-ATOMICS: ds_add_rtn_f32 [[V2:v[0-9]+]], [[V1:v[0-9]+]], [[V0]] offset:32 59 ; HAS-ATOMICS: ds_add_rtn_f32 {{v[0-9]+}}, {{v[0-9]+}}, [[V2]]
|
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/test/CodeGen/AMDGPU/ |
H A D | local-atomics-fp.ll | 10 ; HAS-ATOMICS: ds_add_rtn_f32 v0, v0, [[K]] 35 ; HAS-ATOMICS: ds_add_rtn_f32 [[V2:v[0-9]+]], [[V1:v[0-9]+]], [[V0]] offset:32 38 ; HAS-ATOMICS: ds_add_rtn_f32 {{v[0-9]+}}, {{v[0-9]+}}, [[V2]] 56 ; HAS-ATOMICS: ds_add_rtn_f32 [[V2:v[0-9]+]], [[V1:v[0-9]+]], [[V0]] offset:32 59 ; HAS-ATOMICS: ds_add_rtn_f32 {{v[0-9]+}}, {{v[0-9]+}}, [[V2]]
|
H A D | lds-atomic-fadd.ll | 10 ; GCN: ds_add_rtn_f32 [[V2:v[0-9]+]], [[V1:v[0-9]+]], [[V0]] offset:32 13 ; GCN: ds_add_rtn_f32 {{v[0-9]+}}, {{v[0-9]+}}, [[V2]]
|
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/test/CodeGen/AMDGPU/ |
H A D | local-atomics-fp.ll | 10 ; HAS-ATOMICS: ds_add_rtn_f32 v0, v0, [[K]] 35 ; HAS-ATOMICS: ds_add_rtn_f32 [[V2:v[0-9]+]], [[V1:v[0-9]+]], [[V0]] offset:32 38 ; HAS-ATOMICS: ds_add_rtn_f32 {{v[0-9]+}}, {{v[0-9]+}}, [[V2]] 56 ; HAS-ATOMICS: ds_add_rtn_f32 [[V2:v[0-9]+]], [[V1:v[0-9]+]], [[V0]] offset:32 59 ; HAS-ATOMICS: ds_add_rtn_f32 {{v[0-9]+}}, {{v[0-9]+}}, [[V2]]
|
/dports/graphics/llvm-mesa/llvm-13.0.1.src/test/CodeGen/AMDGPU/ |
H A D | local-atomics-fp.ll | 10 ; HAS-ATOMICS: ds_add_rtn_f32 v0, v0, [[K]] 35 ; HAS-ATOMICS: ds_add_rtn_f32 [[V2:v[0-9]+]], [[V1:v[0-9]+]], [[V0]] offset:32 38 ; HAS-ATOMICS: ds_add_rtn_f32 {{v[0-9]+}}, {{v[0-9]+}}, [[V2]] 56 ; HAS-ATOMICS: ds_add_rtn_f32 [[V2:v[0-9]+]], [[V1:v[0-9]+]], [[V0]] offset:32 59 ; HAS-ATOMICS: ds_add_rtn_f32 {{v[0-9]+}}, {{v[0-9]+}}, [[V2]]
|
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/test/CodeGen/AMDGPU/ |
H A D | local-atomics-fp.ll | 10 ; HAS-ATOMICS: ds_add_rtn_f32 v0, v0, [[K]] 35 ; HAS-ATOMICS: ds_add_rtn_f32 [[V2:v[0-9]+]], [[V1:v[0-9]+]], [[V0]] offset:32 38 ; HAS-ATOMICS: ds_add_rtn_f32 {{v[0-9]+}}, {{v[0-9]+}}, [[V2]] 56 ; HAS-ATOMICS: ds_add_rtn_f32 [[V2:v[0-9]+]], [[V1:v[0-9]+]], [[V0]] offset:32 59 ; HAS-ATOMICS: ds_add_rtn_f32 {{v[0-9]+}}, {{v[0-9]+}}, [[V2]]
|
/dports/devel/llvm11/llvm-11.0.1.src/test/CodeGen/AMDGPU/ |
H A D | local-atomics-fp.ll | 10 ; HAS-ATOMICS: ds_add_rtn_f32 v0, v0, [[K]] 35 ; HAS-ATOMICS: ds_add_rtn_f32 [[V2:v[0-9]+]], [[V1:v[0-9]+]], [[V0]] offset:32 38 ; HAS-ATOMICS: ds_add_rtn_f32 {{v[0-9]+}}, {{v[0-9]+}}, [[V2]] 56 ; HAS-ATOMICS: ds_add_rtn_f32 [[V2:v[0-9]+]], [[V1:v[0-9]+]], [[V0]] offset:32 59 ; HAS-ATOMICS: ds_add_rtn_f32 {{v[0-9]+}}, {{v[0-9]+}}, [[V2]]
|
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/test/CodeGen/AMDGPU/ |
H A D | local-atomics-fp.ll | 10 ; HAS-ATOMICS: ds_add_rtn_f32 v0, v0, [[K]] 35 ; HAS-ATOMICS: ds_add_rtn_f32 [[V2:v[0-9]+]], [[V1:v[0-9]+]], [[V0]] offset:32 38 ; HAS-ATOMICS: ds_add_rtn_f32 {{v[0-9]+}}, {{v[0-9]+}}, [[V2]] 56 ; HAS-ATOMICS: ds_add_rtn_f32 [[V2:v[0-9]+]], [[V1:v[0-9]+]], [[V0]] offset:32 59 ; HAS-ATOMICS: ds_add_rtn_f32 {{v[0-9]+}}, {{v[0-9]+}}, [[V2]]
|
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/test/CodeGen/AMDGPU/ |
H A D | local-atomics-fp.ll | 10 ; HAS-ATOMICS: ds_add_rtn_f32 v0, v0, [[K]] 35 ; HAS-ATOMICS: ds_add_rtn_f32 [[V2:v[0-9]+]], [[V1:v[0-9]+]], [[V0]] offset:32 38 ; HAS-ATOMICS: ds_add_rtn_f32 {{v[0-9]+}}, {{v[0-9]+}}, [[V2]] 56 ; HAS-ATOMICS: ds_add_rtn_f32 [[V2:v[0-9]+]], [[V1:v[0-9]+]], [[V0]] offset:32 59 ; HAS-ATOMICS: ds_add_rtn_f32 {{v[0-9]+}}, {{v[0-9]+}}, [[V2]]
|
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/test/CodeGen/AMDGPU/ |
H A D | local-atomics-fp.ll | 10 ; HAS-ATOMICS: ds_add_rtn_f32 v0, v0, [[K]] 35 ; HAS-ATOMICS: ds_add_rtn_f32 [[V2:v[0-9]+]], [[V1:v[0-9]+]], [[V0]] offset:32 38 ; HAS-ATOMICS: ds_add_rtn_f32 {{v[0-9]+}}, {{v[0-9]+}}, [[V2]] 56 ; HAS-ATOMICS: ds_add_rtn_f32 [[V2:v[0-9]+]], [[V1:v[0-9]+]], [[V0]] offset:32 59 ; HAS-ATOMICS: ds_add_rtn_f32 {{v[0-9]+}}, {{v[0-9]+}}, [[V2]]
|
/dports/devel/llvm90/llvm-9.0.1.src/test/CodeGen/AMDGPU/ |
H A D | local-atomics-fp.ll | 10 ; HAS-ATOMICS: ds_add_rtn_f32 v0, v0, [[K]] 35 ; HAS-ATOMICS: ds_add_rtn_f32 [[V2:v[0-9]+]], [[V1:v[0-9]+]], [[V0]] offset:32 38 ; HAS-ATOMICS: ds_add_rtn_f32 {{v[0-9]+}}, {{v[0-9]+}}, [[V2]] 56 ; HAS-ATOMICS: ds_add_rtn_f32 [[V2:v[0-9]+]], [[V1:v[0-9]+]], [[V0]] offset:32 59 ; HAS-ATOMICS: ds_add_rtn_f32 {{v[0-9]+}}, {{v[0-9]+}}, [[V2]]
|
/dports/devel/llvm13/llvm-project-13.0.1.src/llvm/test/CodeGen/AMDGPU/ |
H A D | local-atomics-fp.ll | 10 ; HAS-ATOMICS: ds_add_rtn_f32 v0, v0, [[K]] 35 ; HAS-ATOMICS: ds_add_rtn_f32 [[V2:v[0-9]+]], [[V1:v[0-9]+]], [[V0]] offset:32 38 ; HAS-ATOMICS: ds_add_rtn_f32 {{v[0-9]+}}, {{v[0-9]+}}, [[V2]] 56 ; HAS-ATOMICS: ds_add_rtn_f32 [[V2:v[0-9]+]], [[V1:v[0-9]+]], [[V0]] offset:32 59 ; HAS-ATOMICS: ds_add_rtn_f32 {{v[0-9]+}}, {{v[0-9]+}}, [[V2]]
|
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/test/MC/AMDGPU/ |
H A D | gfx10_asm_ds.s | 5285 ds_add_rtn_f32 v0, v1, v2 label 5288 ds_add_rtn_f32 v255, v254, v253 label 5291 ds_add_rtn_f32 v0, v254, v253 label 5294 ds_add_rtn_f32 v255, v1, v253 label 5297 ds_add_rtn_f32 v255, v254, v2 label 5300 ds_add_rtn_f32 v0, v1, v2 offset:0 label 5345 ds_add_rtn_f32 v0, v1, v2 gds label 5348 ds_add_rtn_f32 v255, v254, v253 gds label 5351 ds_add_rtn_f32 v0, v254, v253 gds label 5354 ds_add_rtn_f32 v255, v1, v253 gds label [all …]
|
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/test/MC/AMDGPU/ |
H A D | gfx10_asm_ds.s | 5285 ds_add_rtn_f32 v0, v1, v2 label 5288 ds_add_rtn_f32 v255, v254, v253 label 5291 ds_add_rtn_f32 v0, v254, v253 label 5294 ds_add_rtn_f32 v255, v1, v253 label 5297 ds_add_rtn_f32 v255, v254, v2 label 5300 ds_add_rtn_f32 v0, v1, v2 offset:0 label 5345 ds_add_rtn_f32 v0, v1, v2 gds label 5348 ds_add_rtn_f32 v255, v254, v253 gds label 5351 ds_add_rtn_f32 v0, v254, v253 gds label 5354 ds_add_rtn_f32 v255, v1, v253 gds label [all …]
|
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/test/MC/AMDGPU/ |
H A D | gfx10_asm_ds.s | 5285 ds_add_rtn_f32 v0, v1, v2 label 5288 ds_add_rtn_f32 v255, v254, v253 label 5291 ds_add_rtn_f32 v0, v254, v253 label 5294 ds_add_rtn_f32 v255, v1, v253 label 5297 ds_add_rtn_f32 v255, v254, v2 label 5300 ds_add_rtn_f32 v0, v1, v2 offset:0 label 5345 ds_add_rtn_f32 v0, v1, v2 gds label 5348 ds_add_rtn_f32 v255, v254, v253 gds label 5351 ds_add_rtn_f32 v0, v254, v253 gds label 5354 ds_add_rtn_f32 v255, v1, v253 gds label [all …]
|