/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/test/CodeGen/AMDGPU/ |
H A D | llvm.amdgcn.ds.ordered.add.ll | 9 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 21 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:776 gds 31 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:260 gds 41 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:4 gds 52 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 64 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 76 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 88 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 100 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:1796 gds 112 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:2820 gds [all …]
|
H A D | llvm.amdgcn.ds.ordered.swap.ll | 9 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v0 offset:4868 gds 20 ; // We have to use s_cbranch, because ds_ordered_count has side effects with EXEC=0 24 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[VALUE]] offset:4868 gds
|
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/test/CodeGen/AMDGPU/ |
H A D | llvm.amdgcn.ds.ordered.add.ll | 9 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 21 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:776 gds 31 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:260 gds 41 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:4 gds 52 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 64 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 76 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 88 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 100 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:1796 gds 112 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:2820 gds [all …]
|
H A D | llvm.amdgcn.ds.ordered.swap.ll | 9 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v0 offset:4868 gds 20 ; // We have to use s_cbranch, because ds_ordered_count has side effects with EXEC=0 24 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[VALUE]] offset:4868 gds
|
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/test/CodeGen/AMDGPU/ |
H A D | llvm.amdgcn.ds.ordered.add.ll | 9 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 21 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:776 gds 31 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:260 gds 41 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:4 gds 52 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 64 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 76 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 88 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 100 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:1796 gds 112 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:2820 gds [all …]
|
H A D | llvm.amdgcn.ds.ordered.swap.ll | 9 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v0 offset:4868 gds 20 ; // We have to use s_cbranch, because ds_ordered_count has side effects with EXEC=0 24 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[VALUE]] offset:4868 gds
|
/dports/graphics/llvm-mesa/llvm-13.0.1.src/test/CodeGen/AMDGPU/ |
H A D | llvm.amdgcn.ds.ordered.add.ll | 9 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 21 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:776 gds 31 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:260 gds 41 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:4 gds 52 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 64 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 76 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 88 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 100 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:1796 gds 112 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:2820 gds [all …]
|
H A D | llvm.amdgcn.ds.ordered.swap.ll | 9 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v0 offset:4868 gds 20 ; // We have to use s_cbranch, because ds_ordered_count has side effects with EXEC=0 24 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[VALUE]] offset:4868 gds
|
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/test/CodeGen/AMDGPU/ |
H A D | llvm.amdgcn.ds.ordered.add.ll | 9 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 21 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:776 gds 31 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:260 gds 41 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:4 gds 52 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 64 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 76 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 88 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 100 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:1796 gds 112 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:2820 gds [all …]
|
H A D | llvm.amdgcn.ds.ordered.swap.ll | 9 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v0 offset:4868 gds 20 ; // We have to use s_cbranch, because ds_ordered_count has side effects with EXEC=0 24 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[VALUE]] offset:4868 gds
|
/dports/devel/llvm11/llvm-11.0.1.src/test/CodeGen/AMDGPU/ |
H A D | llvm.amdgcn.ds.ordered.add.ll | 9 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 21 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:776 gds 31 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:260 gds 41 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:4 gds 52 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 64 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 76 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 88 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 100 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:1796 gds 112 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:2820 gds [all …]
|
H A D | llvm.amdgcn.ds.ordered.swap.ll | 9 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v0 offset:4868 gds 20 ; // We have to use s_cbranch, because ds_ordered_count has side effects with EXEC=0 24 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[VALUE]] offset:4868 gds
|
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/test/CodeGen/AMDGPU/ |
H A D | llvm.amdgcn.ds.ordered.add.ll | 9 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 21 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:776 gds 31 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:260 gds 41 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:4 gds 52 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 64 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 76 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 88 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 100 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:1796 gds 112 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:2820 gds [all …]
|
H A D | llvm.amdgcn.ds.ordered.swap.ll | 9 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v0 offset:4868 gds 20 ; // We have to use s_cbranch, because ds_ordered_count has side effects with EXEC=0 24 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[VALUE]] offset:4868 gds
|
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/test/CodeGen/AMDGPU/ |
H A D | llvm.amdgcn.ds.ordered.add.ll | 9 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 21 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:776 gds 31 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:260 gds 41 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:4 gds 52 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 64 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 76 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 88 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 100 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:1796 gds 112 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:2820 gds [all …]
|
H A D | llvm.amdgcn.ds.ordered.swap.ll | 9 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v0 offset:4868 gds 20 ; // We have to use s_cbranch, because ds_ordered_count has side effects with EXEC=0 24 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[VALUE]] offset:4868 gds
|
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/test/CodeGen/AMDGPU/ |
H A D | llvm.amdgcn.ds.ordered.add.ll | 9 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 21 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:776 gds 31 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:260 gds 41 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:4 gds 52 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 64 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 76 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 88 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 100 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:1796 gds 112 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:2820 gds [all …]
|
H A D | llvm.amdgcn.ds.ordered.swap.ll | 9 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v0 offset:4868 gds 20 ; // We have to use s_cbranch, because ds_ordered_count has side effects with EXEC=0 24 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[VALUE]] offset:4868 gds
|
/dports/devel/llvm13/llvm-project-13.0.1.src/llvm/test/CodeGen/AMDGPU/ |
H A D | llvm.amdgcn.ds.ordered.add.ll | 9 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 21 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:776 gds 31 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:260 gds 41 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:4 gds 52 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 64 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 76 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 88 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 100 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:1796 gds 112 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:2820 gds [all …]
|
/dports/devel/llvm10/llvm-10.0.1.src/test/CodeGen/AMDGPU/ |
H A D | llvm.amdgcn.ds.ordered.add.ll | 9 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 21 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:776 gds 31 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:260 gds 41 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:4 gds 52 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 64 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:1796 gds 76 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:2820 gds 88 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:3844 gds
|
H A D | llvm.amdgcn.ds.ordered.swap.ll | 9 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v0 offset:4868 gds 20 ; // We have to use s_cbranch, because ds_ordered_count has side effects with EXEC=0 24 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[VALUE]] offset:4868 gds
|
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/test/CodeGen/AMDGPU/ |
H A D | llvm.amdgcn.ds.ordered.add.ll | 9 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 21 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:776 gds 31 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:260 gds 41 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:4 gds 52 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 64 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:1796 gds 76 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:2820 gds 88 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:3844 gds
|
H A D | llvm.amdgcn.ds.ordered.swap.ll | 9 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v0 offset:4868 gds 20 ; // We have to use s_cbranch, because ds_ordered_count has side effects with EXEC=0 24 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[VALUE]] offset:4868 gds
|
/dports/devel/llvm90/llvm-9.0.1.src/test/CodeGen/AMDGPU/ |
H A D | llvm.amdgcn.ds.ordered.add.ll | 9 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 21 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:776 gds 31 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:260 gds 41 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:4 gds 52 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 64 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:1796 gds 76 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:2820 gds 88 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:3844 gds
|
/dports/devel/llvm80/llvm-8.0.1.src/test/CodeGen/AMDGPU/ |
H A D | llvm.amdgcn.ds.ordered.add.ll | 9 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 21 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:776 gds 31 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:260 gds 41 ; GCN: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:4 gds 52 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:772 gds 64 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:1796 gds 76 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:2820 gds 88 ; GCN-NEXT: ds_ordered_count v{{[0-9]+}}, v[[INCR]] offset:3844 gds
|