/dports/devel/llvm70/llvm-7.0.1.src/test/CodeGen/RISCV/ |
H A D | float-arith.ll | 154 define i32 @feq_s(float %a, float %b) nounwind { 155 ; RV32IF-LABEL: feq_s:
|
/dports/emulators/qemu-utils/qemu-4.2.1/target/riscv/ |
H A D | helper.h | 27 DEF_HELPER_FLAGS_3(feq_s, TCG_CALL_NO_RWG, tl, env, i64, i64)
|
H A D | insn32.decode | 171 feq_s 1010000 ..... ..... 010 ..... 1010011 @r
|
/dports/emulators/qemu-guest-agent/qemu-5.0.1/target/riscv/ |
H A D | helper.h | 27 DEF_HELPER_FLAGS_3(feq_s, TCG_CALL_NO_RWG, tl, env, i64, i64)
|
H A D | insn32.decode | 175 feq_s 1010000 ..... ..... 010 ..... 1010011 @r
|
/dports/emulators/qemu42/qemu-4.2.1/target/riscv/ |
H A D | helper.h | 27 DEF_HELPER_FLAGS_3(feq_s, TCG_CALL_NO_RWG, tl, env, i64, i64)
|
H A D | insn32.decode | 171 feq_s 1010000 ..... ..... 010 ..... 1010011 @r
|
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/target/riscv/ |
H A D | helper.h | 27 DEF_HELPER_FLAGS_3(feq_s, TCG_CALL_NO_RWG, tl, env, i64, i64)
|
/dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/target/riscv/ |
H A D | helper.h | 27 DEF_HELPER_FLAGS_3(feq_s, TCG_CALL_NO_RWG, tl, env, i64, i64)
|
H A D | insn32.decode | 179 feq_s 1010000 ..... ..... 010 ..... 1010011 @r
|
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/test/CodeGen/RISCV/ |
H A D | half-arith.ll | 200 define i32 @feq_s(half %a, half %b) nounwind { 201 ; RV32IZFH-LABEL: feq_s: 206 ; RV64IZFH-LABEL: feq_s:
|
H A D | float-arith.ll | 258 define i32 @feq_s(float %a, float %b) nounwind { 259 ; RV32IF-LABEL: feq_s: 266 ; RV64IF-LABEL: feq_s:
|
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/test/CodeGen/RISCV/ |
H A D | half-arith.ll | 200 define i32 @feq_s(half %a, half %b) nounwind { 201 ; RV32IZFH-LABEL: feq_s: 206 ; RV64IZFH-LABEL: feq_s:
|
/dports/graphics/llvm-mesa/llvm-13.0.1.src/test/CodeGen/RISCV/ |
H A D | half-arith.ll | 200 define i32 @feq_s(half %a, half %b) nounwind { 201 ; RV32IZFH-LABEL: feq_s: 206 ; RV64IZFH-LABEL: feq_s:
|
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/test/CodeGen/RISCV/ |
H A D | half-arith.ll | 200 define i32 @feq_s(half %a, half %b) nounwind { 201 ; RV32IZFH-LABEL: feq_s: 206 ; RV64IZFH-LABEL: feq_s:
|
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/test/CodeGen/RISCV/ |
H A D | half-arith.ll | 200 define i32 @feq_s(half %a, half %b) nounwind { 201 ; RV32IZFH-LABEL: feq_s: 206 ; RV64IZFH-LABEL: feq_s:
|
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/test/CodeGen/RISCV/ |
H A D | half-arith.ll | 200 define i32 @feq_s(half %a, half %b) nounwind { 201 ; RV32IZFH-LABEL: feq_s: 206 ; RV64IZFH-LABEL: feq_s:
|
/dports/devel/llvm13/llvm-project-13.0.1.src/llvm/test/CodeGen/RISCV/ |
H A D | half-arith.ll | 200 define i32 @feq_s(half %a, half %b) nounwind { 201 ; RV32IZFH-LABEL: feq_s: 206 ; RV64IZFH-LABEL: feq_s:
|
/dports/devel/llvm80/llvm-8.0.1.src/test/CodeGen/RISCV/ |
H A D | float-arith.ll | 158 define i32 @feq_s(float %a, float %b) nounwind { 159 ; RV32IF-LABEL: feq_s:
|
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/test/CodeGen/RISCV/ |
H A D | float-arith.ll | 258 define i32 @feq_s(float %a, float %b) nounwind { 259 ; RV32IF-LABEL: feq_s: 266 ; RV64IF-LABEL: feq_s:
|
/dports/devel/llvm10/llvm-10.0.1.src/test/CodeGen/RISCV/ |
H A D | float-arith.ll | 258 define i32 @feq_s(float %a, float %b) nounwind { 259 ; RV32IF-LABEL: feq_s: 266 ; RV64IF-LABEL: feq_s:
|
/dports/devel/llvm11/llvm-11.0.1.src/test/CodeGen/RISCV/ |
H A D | float-arith.ll | 258 define i32 @feq_s(float %a, float %b) nounwind { 259 ; RV32IF-LABEL: feq_s: 266 ; RV64IF-LABEL: feq_s:
|
/dports/devel/llvm90/llvm-9.0.1.src/test/CodeGen/RISCV/ |
H A D | float-arith.ll | 258 define i32 @feq_s(float %a, float %b) nounwind { 259 ; RV32IF-LABEL: feq_s: 266 ; RV64IF-LABEL: feq_s:
|
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/test/CodeGen/RISCV/ |
H A D | float-arith.ll | 258 define i32 @feq_s(float %a, float %b) nounwind { 259 ; RV32IF-LABEL: feq_s: 266 ; RV64IF-LABEL: feq_s:
|
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/test/CodeGen/RISCV/ |
H A D | float-arith.ll | 258 define i32 @feq_s(float %a, float %b) nounwind { 259 ; RV32IF-LABEL: feq_s: 266 ; RV64IF-LABEL: feq_s:
|