| /dports/devel/pecl-msgpack/msgpack-2.1.2/ |
| H A D | msgpack_convert.c | 119 HashTable *ht, *htval;
142 htval = HASH_OF(value);
144 if (!htval) {
149 zend_hash_internal_pointer_reset_ex(htval, &valpos);
166 if ((dataval = zend_hash_get_current_data_ex(htval, &valpos)) == NULL) {
186 zend_hash_move_forward_ex(htval, &valpos);
227 htval = HASH_OF(value);
228 if (zend_hash_num_elements(htval) == 0) {
233 ZEND_HASH_FOREACH_KEY_VAL_IND(htval, key_index, key, arydata) {
|
| /dports/net-mgmt/aircrack-ng/aircrack-ng-1.5.2/src/aircrack-osdep/ |
| H A D | osdep.h | 110 int (*wi_set_ht_channel)(struct wif * wi, int chan, unsigned int htval);
136 IMPORT int wi_set_ht_channel(struct wif * wi, int chan, unsigned int htval);
|
| H A D | osdep.c | 44 EXPORT int wi_set_ht_channel(struct wif * wi, int chan, unsigned int htval) in wi_set_ht_channel() argument
47 return wi->wi_set_ht_channel(wi, chan, htval); in wi_set_ht_channel()
|
| /dports/emulators/qemu5/qemu-5.2.0/target/riscv/ |
| H A D | cpu_helper.c | 844 target_ulong htval = 0; in riscv_cpu_do_interrupt() local
941 htval = env->guest_phys_fault_addr; in riscv_cpu_do_interrupt()
951 htval = env->guest_phys_fault_addr; in riscv_cpu_do_interrupt()
963 env->htval = htval; in riscv_cpu_do_interrupt()
|
| H A D | machine.c | 113 VMSTATE_UINTTL(env.htval, RISCVCPU),
|
| H A D | cpu.h | 180 target_ulong htval; member
|
| H A D | csr.c | 1005 *val = env->htval; in read_htval()
1011 env->htval = val; in write_htval()
|
| H A D | cpu.c | 258 qemu_fprintf(f, " %s " TARGET_FMT_lx "\n", "htval ", env->htval); in riscv_cpu_dump_state()
|
| /dports/emulators/qemu-guest-agent/qemu-5.0.1/target/riscv/ |
| H A D | cpu_helper.c | 858 target_ulong htval = 0; in riscv_cpu_do_interrupt() local
928 htval = env->guest_phys_fault_addr; in riscv_cpu_do_interrupt()
941 htval = env->guest_phys_fault_addr; in riscv_cpu_do_interrupt()
954 env->htval = htval; in riscv_cpu_do_interrupt()
|
| H A D | cpu.h | 159 target_ulong htval; member
|
| H A D | csr.c | 925 *val = env->htval; in read_htval()
931 env->htval = val; in write_htval()
|
| /dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/target/riscv/ |
| H A D | cpu_helper.c | 934 target_ulong htval = 0; in riscv_cpu_do_interrupt() local
1032 htval = env->guest_phys_fault_addr; in riscv_cpu_do_interrupt()
1039 htval = env->guest_phys_fault_addr; in riscv_cpu_do_interrupt()
1051 env->htval = htval; in riscv_cpu_do_interrupt()
|
| H A D | machine.c | 113 VMSTATE_UINTTL(env.htval, RISCVCPU),
|
| H A D | cpu.h | 185 target_ulong htval; member
|
| /dports/emulators/qemu60/qemu-6.0.0/target/riscv/ |
| H A D | cpu_helper.c | 910 target_ulong htval = 0; in riscv_cpu_do_interrupt() local
1008 htval = env->guest_phys_fault_addr; in riscv_cpu_do_interrupt()
1015 htval = env->guest_phys_fault_addr; in riscv_cpu_do_interrupt()
1027 env->htval = htval; in riscv_cpu_do_interrupt()
|
| H A D | machine.c | 113 VMSTATE_UINTTL(env.htval, RISCVCPU),
|
| H A D | cpu.h | 186 target_ulong htval; member
|
| /dports/emulators/qemu/qemu-6.2.0/target/riscv/ |
| H A D | cpu_helper.c | 980 target_ulong htval = 0; in riscv_cpu_do_interrupt() local
1075 htval = env->guest_phys_fault_addr; in riscv_cpu_do_interrupt()
1081 htval = env->guest_phys_fault_addr; in riscv_cpu_do_interrupt()
1093 env->htval = htval; in riscv_cpu_do_interrupt()
|
| H A D | machine.c | 89 VMSTATE_UINTTL(env.htval, RISCVCPU),
|
| H A D | cpu.h | 186 target_ulong htval; member
|
| /dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/target/riscv/ |
| H A D | cpu_helper.c | 956 target_ulong htval = 0; in riscv_cpu_do_interrupt() local
1049 htval = env->guest_phys_fault_addr; in riscv_cpu_do_interrupt()
1062 htval = env->guest_phys_fault_addr; in riscv_cpu_do_interrupt()
1075 env->htval = htval; in riscv_cpu_do_interrupt()
|
| H A D | cpu.h | 215 target_ulong htval; member
|
| H A D | csr.c | 936 *val = env->htval; in read_htval()
942 env->htval = val; in write_htval()
|
| /dports/net-mgmt/aircrack-ng/aircrack-ng-1.5.2/src/ |
| H A D | airodump-ng.h | 530 int htval; member
|
| /dports/emulators/riscv-isa-sim/riscv-isa-sim-4f12984/riscv/ |
| H A D | processor.h | 181 csr_t_p htval;
|