/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/test/Transforms/InstCombine/ |
H A D | apint-and-or-and.ll | 32 define i67 @test4(i67 %X, i67 %Y) { 33 %B = lshr i67 %Y, 66 34 %C = or i67 %X, %B 35 %D = and i67 %C, 2 ;; This cannot include any bits from %Y! 36 ret i67 %D
|
/dports/devel/llvm11/llvm-11.0.1.src/test/Transforms/InstCombine/ |
H A D | apint-and-or-and.ll | 32 define i67 @test4(i67 %X, i67 %Y) { 33 %B = lshr i67 %Y, 66 34 %C = or i67 %X, %B 35 %D = and i67 %C, 2 ;; This cannot include any bits from %Y! 36 ret i67 %D
|
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/test/Transforms/InstCombine/ |
H A D | apint-and-or-and.ll | 32 define i67 @test4(i67 %X, i67 %Y) { 33 %B = lshr i67 %Y, 66 34 %C = or i67 %X, %B 35 %D = and i67 %C, 2 ;; This cannot include any bits from %Y! 36 ret i67 %D
|
/dports/devel/llvm10/llvm-10.0.1.src/test/Transforms/InstCombine/ |
H A D | apint-and-or-and.ll | 32 define i67 @test4(i67 %X, i67 %Y) { 33 %B = lshr i67 %Y, 66 34 %C = or i67 %X, %B 35 %D = and i67 %C, 2 ;; This cannot include any bits from %Y! 36 ret i67 %D
|
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/test/Transforms/InstCombine/ |
H A D | apint-and-or-and.ll | 32 define i67 @test4(i67 %X, i67 %Y) { 33 %B = lshr i67 %Y, 66 34 %C = or i67 %X, %B 35 %D = and i67 %C, 2 ;; This cannot include any bits from %Y! 36 ret i67 %D
|
/dports/devel/llvm90/llvm-9.0.1.src/test/Transforms/InstCombine/ |
H A D | apint-and-or-and.ll | 32 define i67 @test4(i67 %X, i67 %Y) { 33 %B = lshr i67 %Y, 66 34 %C = or i67 %X, %B 35 %D = and i67 %C, 2 ;; This cannot include any bits from %Y! 36 ret i67 %D
|
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/test/Transforms/InstCombine/ |
H A D | apint-and-or-and.ll | 32 define i67 @test4(i67 %X, i67 %Y) { 33 %B = lshr i67 %Y, 66 34 %C = or i67 %X, %B 35 %D = and i67 %C, 2 ;; This cannot include any bits from %Y! 36 ret i67 %D
|
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/test/Transforms/InstCombine/ |
H A D | apint-and-or-and.ll | 32 define i67 @test4(i67 %X, i67 %Y) { 33 %B = lshr i67 %Y, 66 34 %C = or i67 %X, %B 35 %D = and i67 %C, 2 ;; This cannot include any bits from %Y! 36 ret i67 %D
|
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/test/Transforms/InstCombine/ |
H A D | apint-and-or-and.ll | 32 define i67 @test4(i67 %X, i67 %Y) { 33 %B = lshr i67 %Y, 66 34 %C = or i67 %X, %B 35 %D = and i67 %C, 2 ;; This cannot include any bits from %Y! 36 ret i67 %D
|
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/test/Transforms/InstCombine/ |
H A D | apint-and-or-and.ll | 32 define i67 @test4(i67 %X, i67 %Y) { 33 %B = lshr i67 %Y, 66 34 %C = or i67 %X, %B 35 %D = and i67 %C, 2 ;; This cannot include any bits from %Y! 36 ret i67 %D
|
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/test/Transforms/InstCombine/ |
H A D | apint-and-or-and.ll | 32 define i67 @test4(i67 %X, i67 %Y) { 33 %B = lshr i67 %Y, 66 34 %C = or i67 %X, %B 35 %D = and i67 %C, 2 ;; This cannot include any bits from %Y! 36 ret i67 %D
|
/dports/devel/llvm80/llvm-8.0.1.src/test/Transforms/InstCombine/ |
H A D | apint-and-or-and.ll | 32 define i67 @test4(i67 %X, i67 %Y) { 33 %B = lshr i67 %Y, 66 34 %C = or i67 %X, %B 35 %D = and i67 %C, 2 ;; This cannot include any bits from %Y! 36 ret i67 %D
|
/dports/graphics/llvm-mesa/llvm-13.0.1.src/test/Transforms/InstCombine/ |
H A D | apint-and-or-and.ll | 32 define i67 @test4(i67 %X, i67 %Y) { 33 %B = lshr i67 %Y, 66 34 %C = or i67 %X, %B 35 %D = and i67 %C, 2 ;; This cannot include any bits from %Y! 36 ret i67 %D
|
/dports/devel/llvm70/llvm-7.0.1.src/test/Transforms/InstCombine/ |
H A D | apint-and-or-and.ll | 32 define i67 @test4(i67 %X, i67 %Y) { 33 %B = lshr i67 %Y, 66 34 %C = or i67 %X, %B 35 %D = and i67 %C, 2 ;; This cannot include any bits from %Y! 36 ret i67 %D
|
/dports/devel/llvm13/llvm-project-13.0.1.src/llvm/test/Transforms/InstCombine/ |
H A D | apint-and-or-and.ll | 32 define i67 @test4(i67 %X, i67 %Y) { 33 %B = lshr i67 %Y, 66 34 %C = or i67 %X, %B 35 %D = and i67 %C, 2 ;; This cannot include any bits from %Y! 36 ret i67 %D
|
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/test/Transforms/SLPVectorizer/X86/ |
H A D | matched-shuffled-entries.ll | 54 %add.i67 = add i32 %mul.i66, %add105 55 %xor.i68 = xor i32 %add.i67, %mul.i66 85 %add.i67.1 = add i32 %mul.i66.1, %add105.1 86 %xor.i68.1 = xor i32 %add.i67.1, %mul.i66.1 114 %add.i67.2 = add i32 %mul.i66.2, %add105.2 115 %xor.i68.2 = xor i32 %add.i67.2, %mul.i66.2 143 %add.i67.3 = add i32 %mul.i66.3, %add105.3 144 %xor.i68.3 = xor i32 %add.i67.3, %mul.i66.3
|
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/test/Transforms/SLPVectorizer/X86/ |
H A D | matched-shuffled-entries.ll | 54 %add.i67 = add i32 %mul.i66, %add105 55 %xor.i68 = xor i32 %add.i67, %mul.i66 85 %add.i67.1 = add i32 %mul.i66.1, %add105.1 86 %xor.i68.1 = xor i32 %add.i67.1, %mul.i66.1 114 %add.i67.2 = add i32 %mul.i66.2, %add105.2 115 %xor.i68.2 = xor i32 %add.i67.2, %mul.i66.2 143 %add.i67.3 = add i32 %mul.i66.3, %add105.3 144 %xor.i68.3 = xor i32 %add.i67.3, %mul.i66.3
|
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/test/Transforms/SLPVectorizer/X86/ |
H A D | matched-shuffled-entries.ll | 54 %add.i67 = add i32 %mul.i66, %add105 55 %xor.i68 = xor i32 %add.i67, %mul.i66 85 %add.i67.1 = add i32 %mul.i66.1, %add105.1 86 %xor.i68.1 = xor i32 %add.i67.1, %mul.i66.1 114 %add.i67.2 = add i32 %mul.i66.2, %add105.2 115 %xor.i68.2 = xor i32 %add.i67.2, %mul.i66.2 143 %add.i67.3 = add i32 %mul.i66.3, %add105.3 144 %xor.i68.3 = xor i32 %add.i67.3, %mul.i66.3
|
/dports/graphics/llvm-mesa/llvm-13.0.1.src/test/Transforms/SLPVectorizer/X86/ |
H A D | matched-shuffled-entries.ll | 54 %add.i67 = add i32 %mul.i66, %add105 55 %xor.i68 = xor i32 %add.i67, %mul.i66 85 %add.i67.1 = add i32 %mul.i66.1, %add105.1 86 %xor.i68.1 = xor i32 %add.i67.1, %mul.i66.1 114 %add.i67.2 = add i32 %mul.i66.2, %add105.2 115 %xor.i68.2 = xor i32 %add.i67.2, %mul.i66.2 143 %add.i67.3 = add i32 %mul.i66.3, %add105.3 144 %xor.i68.3 = xor i32 %add.i67.3, %mul.i66.3
|
/dports/devel/llvm13/llvm-project-13.0.1.src/llvm/test/Transforms/SLPVectorizer/X86/ |
H A D | matched-shuffled-entries.ll | 54 %add.i67 = add i32 %mul.i66, %add105 55 %xor.i68 = xor i32 %add.i67, %mul.i66 85 %add.i67.1 = add i32 %mul.i66.1, %add105.1 86 %xor.i68.1 = xor i32 %add.i67.1, %mul.i66.1 114 %add.i67.2 = add i32 %mul.i66.2, %add105.2 115 %xor.i68.2 = xor i32 %add.i67.2, %mul.i66.2 143 %add.i67.3 = add i32 %mul.i66.3, %add105.3 144 %xor.i68.3 = xor i32 %add.i67.3, %mul.i66.3
|
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/test/Transforms/GlobalOpt/ |
H A D | 2009-06-01-RecursivePHI.ll | 49 br i1 undef, label %bb7.i65, label %bb8.i67 54 bb8.i67: ; preds = %bb6.i64 57 bb.i1.i68: ; preds = %bb8.i67 60 my_malloc.exit.i70: ; preds = %bb8.i67
|
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/test/Transforms/GlobalOpt/ |
H A D | 2009-06-01-RecursivePHI.ll | 49 br i1 undef, label %bb7.i65, label %bb8.i67 54 bb8.i67: ; preds = %bb6.i64 57 bb.i1.i68: ; preds = %bb8.i67 60 my_malloc.exit.i70: ; preds = %bb8.i67
|
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/test/Transforms/GlobalOpt/ |
H A D | 2009-06-01-RecursivePHI.ll | 49 br i1 undef, label %bb7.i65, label %bb8.i67 54 bb8.i67: ; preds = %bb6.i64 57 bb.i1.i68: ; preds = %bb8.i67 60 my_malloc.exit.i70: ; preds = %bb8.i67
|
/dports/devel/llvm10/llvm-10.0.1.src/test/Transforms/GlobalOpt/ |
H A D | 2009-06-01-RecursivePHI.ll | 49 br i1 undef, label %bb7.i65, label %bb8.i67 54 bb8.i67: ; preds = %bb6.i64 57 bb.i1.i68: ; preds = %bb8.i67 60 my_malloc.exit.i70: ; preds = %bb8.i67
|
/dports/devel/llvm11/llvm-11.0.1.src/test/Transforms/GlobalOpt/ |
H A D | 2009-06-01-RecursivePHI.ll | 49 br i1 undef, label %bb7.i65, label %bb8.i67 54 bb8.i67: ; preds = %bb6.i64 57 bb.i1.i68: ; preds = %bb8.i67 60 my_malloc.exit.i70: ; preds = %bb8.i67
|