| /dports/emulators/qemu42/qemu-4.2.1/hw/intc/ |
| H A D | arm_gicv3_cpuif.c | 215 static uint32_t icv_gprio_mask(GICv3CPUState *cs, int group) in icv_gprio_mask() function
287 mask = icv_gprio_mask(cs, grp); in icv_hppi_can_preempt()
629 uint32_t mask = icv_gprio_mask(cs, grp); in icv_activate_irq()
1286 int lr_gprio = ich_lr_prio(lr) & icv_gprio_mask(cs, grp); in icv_eoir_write()
|
| /dports/emulators/qemu/qemu-6.2.0/hw/intc/ |
| H A D | arm_gicv3_cpuif.c | 216 static uint32_t icv_gprio_mask(GICv3CPUState *cs, int group) in icv_gprio_mask() function
288 mask = icv_gprio_mask(cs, grp); in icv_hppi_can_preempt()
633 uint32_t mask = icv_gprio_mask(cs, grp); in icv_activate_irq()
1294 int lr_gprio = ich_lr_prio(lr) & icv_gprio_mask(cs, grp); in icv_eoir_write()
|
| /dports/emulators/qemu60/qemu-6.0.0/hw/intc/ |
| H A D | arm_gicv3_cpuif.c | 215 static uint32_t icv_gprio_mask(GICv3CPUState *cs, int group) in icv_gprio_mask() function
287 mask = icv_gprio_mask(cs, grp); in icv_hppi_can_preempt()
630 uint32_t mask = icv_gprio_mask(cs, grp); in icv_activate_irq()
1290 int lr_gprio = ich_lr_prio(lr) & icv_gprio_mask(cs, grp); in icv_eoir_write()
|
| /dports/emulators/qemu-utils/qemu-4.2.1/hw/intc/ |
| H A D | arm_gicv3_cpuif.c | 215 static uint32_t icv_gprio_mask(GICv3CPUState *cs, int group) in icv_gprio_mask() function
287 mask = icv_gprio_mask(cs, grp); in icv_hppi_can_preempt()
629 uint32_t mask = icv_gprio_mask(cs, grp); in icv_activate_irq()
1286 int lr_gprio = ich_lr_prio(lr) & icv_gprio_mask(cs, grp); in icv_eoir_write()
|
| /dports/emulators/qemu-powernv/qemu-powernv-3.0.50/hw/intc/ |
| H A D | arm_gicv3_cpuif.c | 214 static uint32_t icv_gprio_mask(GICv3CPUState *cs, int group) in icv_gprio_mask() function
286 mask = icv_gprio_mask(cs, grp); in icv_hppi_can_preempt()
628 uint32_t mask = icv_gprio_mask(cs, grp); in icv_activate_irq()
1285 int lr_gprio = ich_lr_prio(lr) & icv_gprio_mask(cs, grp); in icv_eoir_write()
|
| /dports/emulators/qemu5/qemu-5.2.0/hw/intc/ |
| H A D | arm_gicv3_cpuif.c | 215 static uint32_t icv_gprio_mask(GICv3CPUState *cs, int group) in icv_gprio_mask() function
287 mask = icv_gprio_mask(cs, grp); in icv_hppi_can_preempt()
630 uint32_t mask = icv_gprio_mask(cs, grp); in icv_activate_irq()
1290 int lr_gprio = ich_lr_prio(lr) & icv_gprio_mask(cs, grp); in icv_eoir_write()
|
| /dports/emulators/qemu-guest-agent/qemu-5.0.1/hw/intc/ |
| H A D | arm_gicv3_cpuif.c | 215 static uint32_t icv_gprio_mask(GICv3CPUState *cs, int group) in icv_gprio_mask() function
287 mask = icv_gprio_mask(cs, grp); in icv_hppi_can_preempt()
629 uint32_t mask = icv_gprio_mask(cs, grp); in icv_activate_irq()
1289 int lr_gprio = ich_lr_prio(lr) & icv_gprio_mask(cs, grp); in icv_eoir_write()
|
| /dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/hw/intc/ |
| H A D | arm_gicv3_cpuif.c | 215 static uint32_t icv_gprio_mask(GICv3CPUState *cs, int group) in icv_gprio_mask() function
287 mask = icv_gprio_mask(cs, grp); in icv_hppi_can_preempt()
629 uint32_t mask = icv_gprio_mask(cs, grp); in icv_activate_irq()
1289 int lr_gprio = ich_lr_prio(lr) & icv_gprio_mask(cs, grp); in icv_eoir_write()
|
| /dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/hw/intc/ |
| H A D | arm_gicv3_cpuif.c | 216 static uint32_t icv_gprio_mask(GICv3CPUState *cs, int group) in icv_gprio_mask() function
288 mask = icv_gprio_mask(cs, grp); in icv_hppi_can_preempt()
632 uint32_t mask = icv_gprio_mask(cs, grp); in icv_activate_irq()
1294 int lr_gprio = ich_lr_prio(lr) & icv_gprio_mask(cs, grp); in icv_eoir_write()
|