/dports/emulators/yuzu/yuzu-0b47f7a46/externals/dynarmic/src/frontend/A64/translate/impl/ |
H A D | simd_copy.cpp | 11 bool TranslatorVisitor::DUP_elt_1(Imm<5> imm5, Vec Vn, Vec Vd) { in DUP_elt_1() argument 12 const size_t size = Common::LowestSetBit(imm5.ZeroExtend()); in DUP_elt_1() 17 const size_t index = imm5.ZeroExtend<size_t>() >> (size + 1); in DUP_elt_1() 18 const size_t idxdsize = imm5.Bit<4>() ? 128 : 64; in DUP_elt_1() 29 const size_t size = Common::LowestSetBit(imm5.ZeroExtend()); in DUP_elt_2() 38 const size_t index = imm5.ZeroExtend<size_t>() >> (size + 1); in DUP_elt_2() 39 const size_t idxdsize = imm5.Bit<4>() ? 128 : 64; in DUP_elt_2() 51 const size_t size = Common::LowestSetBit(imm5.ZeroExtend()); in DUP_gen() 82 const size_t idxdsize = imm5.Bit<4>() ? 128 : 64; in SMOV() 109 const size_t idxdsize = imm5.Bit<4>() ? 128 : 64; in UMOV() [all …]
|
/dports/emulators/citra/citra-ac98458e0/externals/dynarmic/src/frontend/A64/translate/impl/ |
H A D | simd_copy.cpp | 11 bool TranslatorVisitor::DUP_elt_1(Imm<5> imm5, Vec Vn, Vec Vd) { in DUP_elt_1() argument 12 const size_t size = Common::LowestSetBit(imm5.ZeroExtend()); in DUP_elt_1() 17 const size_t index = imm5.ZeroExtend<size_t>() >> (size + 1); in DUP_elt_1() 18 const size_t idxdsize = imm5.Bit<4>() ? 128 : 64; in DUP_elt_1() 29 const size_t size = Common::LowestSetBit(imm5.ZeroExtend()); in DUP_elt_2() 38 const size_t index = imm5.ZeroExtend<size_t>() >> (size + 1); in DUP_elt_2() 39 const size_t idxdsize = imm5.Bit<4>() ? 128 : 64; in DUP_elt_2() 51 const size_t size = Common::LowestSetBit(imm5.ZeroExtend()); in DUP_gen() 82 const size_t idxdsize = imm5.Bit<4>() ? 128 : 64; in SMOV() 109 const size_t idxdsize = imm5.Bit<4>() ? 128 : 64; in UMOV() [all …]
|
/dports/emulators/citra-qt5/citra-ac98458e0/externals/dynarmic/src/frontend/A64/translate/impl/ |
H A D | simd_copy.cpp | 11 bool TranslatorVisitor::DUP_elt_1(Imm<5> imm5, Vec Vn, Vec Vd) { in DUP_elt_1() argument 12 const size_t size = Common::LowestSetBit(imm5.ZeroExtend()); in DUP_elt_1() 17 const size_t index = imm5.ZeroExtend<size_t>() >> (size + 1); in DUP_elt_1() 18 const size_t idxdsize = imm5.Bit<4>() ? 128 : 64; in DUP_elt_1() 29 const size_t size = Common::LowestSetBit(imm5.ZeroExtend()); in DUP_elt_2() 38 const size_t index = imm5.ZeroExtend<size_t>() >> (size + 1); in DUP_elt_2() 39 const size_t idxdsize = imm5.Bit<4>() ? 128 : 64; in DUP_elt_2() 51 const size_t size = Common::LowestSetBit(imm5.ZeroExtend()); in DUP_gen() 82 const size_t idxdsize = imm5.Bit<4>() ? 128 : 64; in SMOV() 109 const size_t idxdsize = imm5.Bit<4>() ? 128 : 64; in UMOV() [all …]
|
/dports/emulators/yuzu/yuzu-0b47f7a46/externals/dynarmic/src/frontend/A32/disassembler/ |
H A D | disassembler_thumb.cpp | 25 std::string thumb16_LSL_imm(Imm<5> imm5, Reg m, Reg d) { in thumb16_LSL_imm() argument 29 std::string thumb16_LSR_imm(Imm<5> imm5, Reg m, Reg d) { in thumb16_LSR_imm() argument 30 const u32 shift = imm5 != 0 ? imm5.ZeroExtend() : 32U; in thumb16_LSR_imm() 34 std::string thumb16_ASR_imm(Imm<5> imm5, Reg m, Reg d) { in thumb16_ASR_imm() argument 35 const u32 shift = imm5 != 0 ? imm5.ZeroExtend() : 32U; in thumb16_ASR_imm() 189 const u32 imm32 = imm5.ZeroExtend() << 2; in thumb16_STR_imm_t1() 194 const u32 imm32 = imm5.ZeroExtend() << 2; in thumb16_LDR_imm_t1() 199 const u32 imm32 = imm5.ZeroExtend(); in thumb16_STRB_imm() 204 const u32 imm32 = imm5.ZeroExtend(); in thumb16_LDRB_imm() 209 const u32 imm32 = imm5.ZeroExtend() << 1; in thumb16_STRH_imm() [all …]
|
/dports/emulators/citra-qt5/citra-ac98458e0/externals/dynarmic/src/frontend/A32/disassembler/ |
H A D | disassembler_thumb.cpp | 25 std::string thumb16_LSL_imm(Imm<5> imm5, Reg m, Reg d) { in thumb16_LSL_imm() argument 29 std::string thumb16_LSR_imm(Imm<5> imm5, Reg m, Reg d) { in thumb16_LSR_imm() argument 30 const u32 shift = imm5 != 0 ? imm5.ZeroExtend() : 32U; in thumb16_LSR_imm() 34 std::string thumb16_ASR_imm(Imm<5> imm5, Reg m, Reg d) { in thumb16_ASR_imm() argument 35 const u32 shift = imm5 != 0 ? imm5.ZeroExtend() : 32U; in thumb16_ASR_imm() 189 const u32 imm32 = imm5.ZeroExtend() << 2; in thumb16_STR_imm_t1() 194 const u32 imm32 = imm5.ZeroExtend() << 2; in thumb16_LDR_imm_t1() 199 const u32 imm32 = imm5.ZeroExtend(); in thumb16_STRB_imm() 204 const u32 imm32 = imm5.ZeroExtend(); in thumb16_LDRB_imm() 209 const u32 imm32 = imm5.ZeroExtend() << 1; in thumb16_STRH_imm() [all …]
|
/dports/emulators/citra/citra-ac98458e0/externals/dynarmic/src/frontend/A32/disassembler/ |
H A D | disassembler_thumb.cpp | 25 std::string thumb16_LSL_imm(Imm<5> imm5, Reg m, Reg d) { in thumb16_LSL_imm() argument 29 std::string thumb16_LSR_imm(Imm<5> imm5, Reg m, Reg d) { in thumb16_LSR_imm() argument 30 const u32 shift = imm5 != 0 ? imm5.ZeroExtend() : 32U; in thumb16_LSR_imm() 34 std::string thumb16_ASR_imm(Imm<5> imm5, Reg m, Reg d) { in thumb16_ASR_imm() argument 35 const u32 shift = imm5 != 0 ? imm5.ZeroExtend() : 32U; in thumb16_ASR_imm() 189 const u32 imm32 = imm5.ZeroExtend() << 2; in thumb16_STR_imm_t1() 194 const u32 imm32 = imm5.ZeroExtend() << 2; in thumb16_LDR_imm_t1() 199 const u32 imm32 = imm5.ZeroExtend(); in thumb16_STRB_imm() 204 const u32 imm32 = imm5.ZeroExtend(); in thumb16_LDRB_imm() 209 const u32 imm32 = imm5.ZeroExtend() << 1; in thumb16_STRH_imm() [all …]
|
/dports/emulators/yuzu/yuzu-0b47f7a46/externals/dynarmic/src/frontend/A32/translate/impl/ |
H A D | translate_thumb.h | 35 bool thumb16_LSL_imm(Imm<5> imm5, Reg m, Reg d); 36 bool thumb16_LSR_imm(Imm<5> imm5, Reg m, Reg d); 37 bool thumb16_ASR_imm(Imm<5> imm5, Reg m, Reg d); 74 bool thumb16_STR_imm_t1(Imm<5> imm5, Reg n, Reg t); 75 bool thumb16_LDR_imm_t1(Imm<5> imm5, Reg n, Reg t); 76 bool thumb16_STRB_imm(Imm<5> imm5, Reg n, Reg t); 77 bool thumb16_LDRB_imm(Imm<5> imm5, Reg n, Reg t); 78 bool thumb16_STRH_imm(Imm<5> imm5, Reg n, Reg t); 79 bool thumb16_LDRH_imm(Imm<5> imm5, Reg n, Reg t); 106 bool thumb16_CBZ_CBNZ(bool nonzero, Imm<1> i, Imm<5> imm5, Reg n);
|
/dports/emulators/citra/citra-ac98458e0/externals/dynarmic/src/frontend/A32/translate/impl/ |
H A D | translate_thumb.h | 35 bool thumb16_LSL_imm(Imm<5> imm5, Reg m, Reg d); 36 bool thumb16_LSR_imm(Imm<5> imm5, Reg m, Reg d); 37 bool thumb16_ASR_imm(Imm<5> imm5, Reg m, Reg d); 74 bool thumb16_STR_imm_t1(Imm<5> imm5, Reg n, Reg t); 75 bool thumb16_LDR_imm_t1(Imm<5> imm5, Reg n, Reg t); 76 bool thumb16_STRB_imm(Imm<5> imm5, Reg n, Reg t); 77 bool thumb16_LDRB_imm(Imm<5> imm5, Reg n, Reg t); 78 bool thumb16_STRH_imm(Imm<5> imm5, Reg n, Reg t); 79 bool thumb16_LDRH_imm(Imm<5> imm5, Reg n, Reg t); 106 bool thumb16_CBZ_CBNZ(bool nonzero, Imm<1> i, Imm<5> imm5, Reg n);
|
/dports/emulators/citra-qt5/citra-ac98458e0/externals/dynarmic/src/frontend/A32/translate/impl/ |
H A D | translate_thumb.h | 35 bool thumb16_LSL_imm(Imm<5> imm5, Reg m, Reg d); 36 bool thumb16_LSR_imm(Imm<5> imm5, Reg m, Reg d); 37 bool thumb16_ASR_imm(Imm<5> imm5, Reg m, Reg d); 74 bool thumb16_STR_imm_t1(Imm<5> imm5, Reg n, Reg t); 75 bool thumb16_LDR_imm_t1(Imm<5> imm5, Reg n, Reg t); 76 bool thumb16_STRB_imm(Imm<5> imm5, Reg n, Reg t); 77 bool thumb16_LDRB_imm(Imm<5> imm5, Reg n, Reg t); 78 bool thumb16_STRH_imm(Imm<5> imm5, Reg n, Reg t); 79 bool thumb16_LDRH_imm(Imm<5> imm5, Reg n, Reg t); 106 bool thumb16_CBZ_CBNZ(bool nonzero, Imm<1> i, Imm<5> imm5, Reg n);
|
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/lldb/source/Plugins/Process/Utility/ |
H A D | ARMUtils.h | 24 static inline uint32_t DecodeImmShift(const uint32_t type, const uint32_t imm5, in DecodeImmShift() argument 31 return imm5; in DecodeImmShift() 34 return (imm5 == 0 ? 32 : imm5); in DecodeImmShift() 37 return (imm5 == 0 ? 32 : imm5); in DecodeImmShift() 39 if (imm5 == 0) { in DecodeImmShift() 44 return imm5; in DecodeImmShift() 68 const uint32_t imm5) { in DecodeImmShift() argument 70 return DecodeImmShift(shift_t, imm5, dont_care); in DecodeImmShift()
|
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/lldb/source/Plugins/Process/Utility/ |
H A D | ARMUtils.h | 24 static inline uint32_t DecodeImmShift(const uint32_t type, const uint32_t imm5, in DecodeImmShift() argument 31 return imm5; in DecodeImmShift() 34 return (imm5 == 0 ? 32 : imm5); in DecodeImmShift() 37 return (imm5 == 0 ? 32 : imm5); in DecodeImmShift() 39 if (imm5 == 0) { in DecodeImmShift() 44 return imm5; in DecodeImmShift() 68 const uint32_t imm5) { in DecodeImmShift() argument 70 return DecodeImmShift(shift_t, imm5, dont_care); in DecodeImmShift()
|
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/lldb/source/Plugins/Process/Utility/ |
H A D | ARMUtils.h | 24 static inline uint32_t DecodeImmShift(const uint32_t type, const uint32_t imm5, in DecodeImmShift() argument 31 return imm5; in DecodeImmShift() 34 return (imm5 == 0 ? 32 : imm5); in DecodeImmShift() 37 return (imm5 == 0 ? 32 : imm5); in DecodeImmShift() 39 if (imm5 == 0) { in DecodeImmShift() 44 return imm5; in DecodeImmShift() 68 const uint32_t imm5) { in DecodeImmShift() argument 70 return DecodeImmShift(shift_t, imm5, dont_care); in DecodeImmShift()
|
/dports/devel/llvm12/llvm-project-12.0.1.src/lldb/source/Plugins/Process/Utility/ |
H A D | ARMUtils.h | 24 static inline uint32_t DecodeImmShift(const uint32_t type, const uint32_t imm5, in DecodeImmShift() argument 31 return imm5; in DecodeImmShift() 34 return (imm5 == 0 ? 32 : imm5); in DecodeImmShift() 37 return (imm5 == 0 ? 32 : imm5); in DecodeImmShift() 39 if (imm5 == 0) { in DecodeImmShift() 44 return imm5; in DecodeImmShift() 68 const uint32_t imm5) { in DecodeImmShift() argument 70 return DecodeImmShift(shift_t, imm5, dont_care); in DecodeImmShift()
|
/dports/lang/rust/rustc-1.58.1-src/src/llvm-project/lldb/source/Plugins/Process/Utility/ |
H A D | ARMUtils.h | 24 static inline uint32_t DecodeImmShift(const uint32_t type, const uint32_t imm5, in DecodeImmShift() argument 31 return imm5; in DecodeImmShift() 34 return (imm5 == 0 ? 32 : imm5); in DecodeImmShift() 37 return (imm5 == 0 ? 32 : imm5); in DecodeImmShift() 39 if (imm5 == 0) { in DecodeImmShift() 44 return imm5; in DecodeImmShift() 68 const uint32_t imm5) { in DecodeImmShift() argument 70 return DecodeImmShift(shift_t, imm5, dont_care); in DecodeImmShift()
|
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/lldb/source/Plugins/Process/Utility/ |
H A D | ARMUtils.h | 24 static inline uint32_t DecodeImmShift(const uint32_t type, const uint32_t imm5, in DecodeImmShift() argument 31 return imm5; in DecodeImmShift() 34 return (imm5 == 0 ? 32 : imm5); in DecodeImmShift() 37 return (imm5 == 0 ? 32 : imm5); in DecodeImmShift() 39 if (imm5 == 0) { in DecodeImmShift() 44 return imm5; in DecodeImmShift() 68 const uint32_t imm5) { in DecodeImmShift() argument 70 return DecodeImmShift(shift_t, imm5, dont_care); in DecodeImmShift()
|
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/lldb/source/Plugins/Process/Utility/ |
H A D | ARMUtils.h | 24 static inline uint32_t DecodeImmShift(const uint32_t type, const uint32_t imm5, in DecodeImmShift() argument 31 return imm5; in DecodeImmShift() 34 return (imm5 == 0 ? 32 : imm5); in DecodeImmShift() 37 return (imm5 == 0 ? 32 : imm5); in DecodeImmShift() 39 if (imm5 == 0) { in DecodeImmShift() 44 return imm5; in DecodeImmShift() 68 const uint32_t imm5) { in DecodeImmShift() argument 70 return DecodeImmShift(shift_t, imm5, dont_care); in DecodeImmShift()
|
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/lldb/source/Plugins/Process/Utility/ |
H A D | ARMUtils.h | 24 static inline uint32_t DecodeImmShift(const uint32_t type, const uint32_t imm5, in DecodeImmShift() argument 31 return imm5; in DecodeImmShift() 34 return (imm5 == 0 ? 32 : imm5); in DecodeImmShift() 37 return (imm5 == 0 ? 32 : imm5); in DecodeImmShift() 39 if (imm5 == 0) { in DecodeImmShift() 44 return imm5; in DecodeImmShift() 68 const uint32_t imm5) { in DecodeImmShift() argument 70 return DecodeImmShift(shift_t, imm5, dont_care); in DecodeImmShift()
|
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/lldb/source/Plugins/Process/Utility/ |
H A D | ARMUtils.h | 24 static inline uint32_t DecodeImmShift(const uint32_t type, const uint32_t imm5, in DecodeImmShift() argument 31 return imm5; in DecodeImmShift() 34 return (imm5 == 0 ? 32 : imm5); in DecodeImmShift() 37 return (imm5 == 0 ? 32 : imm5); in DecodeImmShift() 39 if (imm5 == 0) { in DecodeImmShift() 44 return imm5; in DecodeImmShift() 68 const uint32_t imm5) { in DecodeImmShift() argument 70 return DecodeImmShift(shift_t, imm5, dont_care); in DecodeImmShift()
|
/dports/devel/llvm13/llvm-project-13.0.1.src/lldb/source/Plugins/Process/Utility/ |
H A D | ARMUtils.h | 24 static inline uint32_t DecodeImmShift(const uint32_t type, const uint32_t imm5, in DecodeImmShift() argument 31 return imm5; in DecodeImmShift() 34 return (imm5 == 0 ? 32 : imm5); in DecodeImmShift() 37 return (imm5 == 0 ? 32 : imm5); in DecodeImmShift() 39 if (imm5 == 0) { in DecodeImmShift() 44 return imm5; in DecodeImmShift() 68 const uint32_t imm5) { in DecodeImmShift() argument 70 return DecodeImmShift(shift_t, imm5, dont_care); in DecodeImmShift()
|
/dports/lang/micropython/micropython-1.17/docs/reference/ |
H A D | asm_thumb2_str.rst | 8 value having a width of N bits hence ``imm5`` is constrained to the range 0-31. ``[Rn + imm5]`` is … 9 contents of the memory address obtained by adding Rn and the offset ``imm5``. Offsets are measured … 16 * strb(Rt, [Rn, imm5]) ``[Rn + imm5] = Rt`` Store a byte (b0-b7)
|
/dports/devel/binutils/binutils-2.37/ld/testsuite/ld-nios2/ |
H A D | imm5_symbol.s | 1 .global imm5 3 .byte imm5 4 .set imm5, 31 define
|
/dports/lang/gnatdroid-binutils-x86/binutils-2.27/ld/testsuite/ld-nios2/ |
H A D | imm5_symbol.s | 1 .global imm5 3 .byte imm5 4 .set imm5, 31 define
|
/dports/devel/arm-elf-binutils/binutils-2.37/ld/testsuite/ld-nios2/ |
H A D | imm5_symbol.s | 1 .global imm5 3 .byte imm5 4 .set imm5, 31 define
|
/dports/lang/gnatdroid-binutils/binutils-2.27/ld/testsuite/ld-nios2/ |
H A D | imm5_symbol.s | 1 .global imm5 3 .byte imm5 4 .set imm5, 31 define
|
/dports/devel/gnulibiberty/binutils-2.37/ld/testsuite/ld-nios2/ |
H A D | imm5_symbol.s | 1 .global imm5 3 .byte imm5 4 .set imm5, 31 define
|