| /dports/graphics/mesa-dri-classic/mesa-20.2.3/src/intel/isl/ |
| H A D | isl_storage_image.c | 111 devinfo->gen >= 8 || devinfo->is_haswell ? in isl_lower_storage_image_format()
128 devinfo->gen >= 8 || devinfo->is_haswell ? in isl_lower_storage_image_format()
135 devinfo->gen >= 8 || devinfo->is_haswell ? in isl_lower_storage_image_format()
141 devinfo->gen >= 8 || devinfo->is_haswell ? in isl_lower_storage_image_format()
165 devinfo->gen >= 8 || devinfo->is_haswell ? in isl_lower_storage_image_format()
172 devinfo->gen >= 8 || devinfo->is_haswell ? in isl_lower_storage_image_format()
178 devinfo->gen >= 8 || devinfo->is_haswell ? in isl_lower_storage_image_format()
184 devinfo->gen >= 8 || devinfo->is_haswell ? in isl_lower_storage_image_format()
207 } else if (devinfo->gen >= 8 || devinfo->is_haswell) { in isl_has_matching_typed_storage_image_format()
|
| /dports/graphics/mesa-dri-classic/mesa-20.2.3/src/intel/compiler/ |
| H A D | brw_ir_performance.cpp | 419 else if (devinfo->is_haswell) in instruction_desc()
469 else if (devinfo->is_haswell) in instruction_desc()
485 else if (devinfo->is_haswell) in instruction_desc()
593 else if (devinfo->is_haswell) in instruction_desc()
604 else if (devinfo->is_haswell) in instruction_desc()
615 else if (devinfo->is_haswell) in instruction_desc()
633 else if (devinfo->is_haswell) in instruction_desc()
653 else if (devinfo->is_haswell) in instruction_desc()
669 else if (devinfo->is_haswell) in instruction_desc()
685 else if (devinfo->is_haswell) in instruction_desc()
[all …]
|
| H A D | brw_eu.h | 606 if (devinfo->gen >= 8 || devinfo->is_haswell) { in brw_dp_untyped_atomic_desc()
661 if (devinfo->gen >= 8 || devinfo->is_haswell) { in brw_dp_untyped_surface_rw_desc()
668 if (devinfo->gen >= 8 || devinfo->is_haswell) { in brw_dp_untyped_surface_rw_desc()
676 if (write && devinfo->gen == 7 && !devinfo->is_haswell && exec_size == 0) in brw_dp_untyped_surface_rw_desc()
713 assert(devinfo->gen > 7 || devinfo->is_haswell); in brw_dp_byte_scattered_rw_desc()
874 if (devinfo->gen >= 8 || devinfo->is_haswell) { in brw_dp_typed_atomic_desc()
911 if (devinfo->gen >= 8 || devinfo->is_haswell) { in brw_dp_typed_surface_rw_desc()
917 if (devinfo->gen >= 8 || devinfo->is_haswell) { in brw_dp_typed_surface_rw_desc()
926 if (devinfo->gen >= 8 || devinfo->is_haswell) { in brw_dp_typed_surface_rw_desc()
|
| H A D | brw_schedule_instructions.cpp | 67 void set_latency_gen7(bool is_haswell);
156 schedule_node::set_latency_gen7(bool is_haswell) in set_latency_gen7() argument
182 latency = is_haswell ? 16 : 18; in set_latency_gen7()
227 latency = is_haswell ? 14 : 16; in set_latency_gen7()
238 latency = is_haswell ? 22 : 24; in set_latency_gen7()
378 latency = is_haswell ? 300 : 600; in set_latency_gen7()
405 assert(!is_haswell); in set_latency_gen7()
411 assert(!is_haswell); in set_latency_gen7()
458 assert(!is_haswell); in set_latency_gen7()
477 assert(!is_haswell); in set_latency_gen7()
[all …]
|
| /dports/graphics/libosmesa-gallium/mesa-21.3.6/src/intel/compiler/ |
| H A D | brw_ir_performance.cpp | 425 else if (devinfo->is_haswell) in instruction_desc()
475 else if (devinfo->is_haswell) in instruction_desc()
491 else if (devinfo->is_haswell) in instruction_desc()
606 else if (devinfo->is_haswell) in instruction_desc()
617 else if (devinfo->is_haswell) in instruction_desc()
628 else if (devinfo->is_haswell) in instruction_desc()
646 else if (devinfo->is_haswell) in instruction_desc()
666 else if (devinfo->is_haswell) in instruction_desc()
682 else if (devinfo->is_haswell) in instruction_desc()
698 else if (devinfo->is_haswell) in instruction_desc()
[all …]
|
| H A D | brw_schedule_instructions.cpp | 68 void set_latency_gfx7(bool is_haswell);
158 schedule_node::set_latency_gfx7(bool is_haswell) in set_latency_gfx7() argument
184 latency = is_haswell ? 16 : 18; in set_latency_gfx7()
229 latency = is_haswell ? 14 : 16; in set_latency_gfx7()
240 latency = is_haswell ? 22 : 24; in set_latency_gfx7()
380 latency = is_haswell ? 300 : 600; in set_latency_gfx7()
407 assert(!is_haswell); in set_latency_gfx7()
413 assert(!is_haswell); in set_latency_gfx7()
469 assert(!is_haswell); in set_latency_gfx7()
488 assert(!is_haswell); in set_latency_gfx7()
[all …]
|
| /dports/lang/clover/mesa-21.3.6/src/intel/compiler/ |
| H A D | brw_ir_performance.cpp | 425 else if (devinfo->is_haswell) in instruction_desc()
475 else if (devinfo->is_haswell) in instruction_desc()
491 else if (devinfo->is_haswell) in instruction_desc()
606 else if (devinfo->is_haswell) in instruction_desc()
617 else if (devinfo->is_haswell) in instruction_desc()
628 else if (devinfo->is_haswell) in instruction_desc()
646 else if (devinfo->is_haswell) in instruction_desc()
666 else if (devinfo->is_haswell) in instruction_desc()
682 else if (devinfo->is_haswell) in instruction_desc()
698 else if (devinfo->is_haswell) in instruction_desc()
[all …]
|
| H A D | brw_schedule_instructions.cpp | 68 void set_latency_gfx7(bool is_haswell);
158 schedule_node::set_latency_gfx7(bool is_haswell) in set_latency_gfx7() argument
184 latency = is_haswell ? 16 : 18; in set_latency_gfx7()
229 latency = is_haswell ? 14 : 16; in set_latency_gfx7()
240 latency = is_haswell ? 22 : 24; in set_latency_gfx7()
380 latency = is_haswell ? 300 : 600; in set_latency_gfx7()
407 assert(!is_haswell); in set_latency_gfx7()
413 assert(!is_haswell); in set_latency_gfx7()
469 assert(!is_haswell); in set_latency_gfx7()
488 assert(!is_haswell); in set_latency_gfx7()
[all …]
|
| /dports/graphics/libosmesa/mesa-21.3.6/src/intel/compiler/ |
| H A D | brw_ir_performance.cpp | 425 else if (devinfo->is_haswell) in instruction_desc()
475 else if (devinfo->is_haswell) in instruction_desc()
491 else if (devinfo->is_haswell) in instruction_desc()
606 else if (devinfo->is_haswell) in instruction_desc()
617 else if (devinfo->is_haswell) in instruction_desc()
628 else if (devinfo->is_haswell) in instruction_desc()
646 else if (devinfo->is_haswell) in instruction_desc()
666 else if (devinfo->is_haswell) in instruction_desc()
682 else if (devinfo->is_haswell) in instruction_desc()
698 else if (devinfo->is_haswell) in instruction_desc()
[all …]
|
| H A D | brw_schedule_instructions.cpp | 68 void set_latency_gfx7(bool is_haswell);
158 schedule_node::set_latency_gfx7(bool is_haswell) in set_latency_gfx7() argument
184 latency = is_haswell ? 16 : 18; in set_latency_gfx7()
229 latency = is_haswell ? 14 : 16; in set_latency_gfx7()
240 latency = is_haswell ? 22 : 24; in set_latency_gfx7()
380 latency = is_haswell ? 300 : 600; in set_latency_gfx7()
407 assert(!is_haswell); in set_latency_gfx7()
413 assert(!is_haswell); in set_latency_gfx7()
469 assert(!is_haswell); in set_latency_gfx7()
488 assert(!is_haswell); in set_latency_gfx7()
[all …]
|
| /dports/graphics/mesa-gallium-xa/mesa-21.3.6/src/intel/compiler/ |
| H A D | brw_ir_performance.cpp | 425 else if (devinfo->is_haswell) in instruction_desc()
475 else if (devinfo->is_haswell) in instruction_desc()
491 else if (devinfo->is_haswell) in instruction_desc()
606 else if (devinfo->is_haswell) in instruction_desc()
617 else if (devinfo->is_haswell) in instruction_desc()
628 else if (devinfo->is_haswell) in instruction_desc()
646 else if (devinfo->is_haswell) in instruction_desc()
666 else if (devinfo->is_haswell) in instruction_desc()
682 else if (devinfo->is_haswell) in instruction_desc()
698 else if (devinfo->is_haswell) in instruction_desc()
[all …]
|
| H A D | brw_schedule_instructions.cpp | 68 void set_latency_gfx7(bool is_haswell);
158 schedule_node::set_latency_gfx7(bool is_haswell) in set_latency_gfx7() argument
184 latency = is_haswell ? 16 : 18; in set_latency_gfx7()
229 latency = is_haswell ? 14 : 16; in set_latency_gfx7()
240 latency = is_haswell ? 22 : 24; in set_latency_gfx7()
380 latency = is_haswell ? 300 : 600; in set_latency_gfx7()
407 assert(!is_haswell); in set_latency_gfx7()
413 assert(!is_haswell); in set_latency_gfx7()
469 assert(!is_haswell); in set_latency_gfx7()
488 assert(!is_haswell); in set_latency_gfx7()
[all …]
|
| /dports/graphics/mesa-libs/mesa-21.3.6/src/intel/compiler/ |
| H A D | brw_ir_performance.cpp | 425 else if (devinfo->is_haswell) in instruction_desc()
475 else if (devinfo->is_haswell) in instruction_desc()
491 else if (devinfo->is_haswell) in instruction_desc()
606 else if (devinfo->is_haswell) in instruction_desc()
617 else if (devinfo->is_haswell) in instruction_desc()
628 else if (devinfo->is_haswell) in instruction_desc()
646 else if (devinfo->is_haswell) in instruction_desc()
666 else if (devinfo->is_haswell) in instruction_desc()
682 else if (devinfo->is_haswell) in instruction_desc()
698 else if (devinfo->is_haswell) in instruction_desc()
[all …]
|
| H A D | brw_schedule_instructions.cpp | 68 void set_latency_gfx7(bool is_haswell);
158 schedule_node::set_latency_gfx7(bool is_haswell) in set_latency_gfx7() argument
184 latency = is_haswell ? 16 : 18; in set_latency_gfx7()
229 latency = is_haswell ? 14 : 16; in set_latency_gfx7()
240 latency = is_haswell ? 22 : 24; in set_latency_gfx7()
380 latency = is_haswell ? 300 : 600; in set_latency_gfx7()
407 assert(!is_haswell); in set_latency_gfx7()
413 assert(!is_haswell); in set_latency_gfx7()
469 assert(!is_haswell); in set_latency_gfx7()
488 assert(!is_haswell); in set_latency_gfx7()
[all …]
|
| /dports/graphics/mesa-dri-gallium/mesa-21.3.6/src/intel/compiler/ |
| H A D | brw_ir_performance.cpp | 425 else if (devinfo->is_haswell) in instruction_desc()
475 else if (devinfo->is_haswell) in instruction_desc()
491 else if (devinfo->is_haswell) in instruction_desc()
606 else if (devinfo->is_haswell) in instruction_desc()
617 else if (devinfo->is_haswell) in instruction_desc()
628 else if (devinfo->is_haswell) in instruction_desc()
646 else if (devinfo->is_haswell) in instruction_desc()
666 else if (devinfo->is_haswell) in instruction_desc()
682 else if (devinfo->is_haswell) in instruction_desc()
698 else if (devinfo->is_haswell) in instruction_desc()
[all …]
|
| H A D | brw_schedule_instructions.cpp | 68 void set_latency_gfx7(bool is_haswell);
158 schedule_node::set_latency_gfx7(bool is_haswell) in set_latency_gfx7() argument
184 latency = is_haswell ? 16 : 18; in set_latency_gfx7()
229 latency = is_haswell ? 14 : 16; in set_latency_gfx7()
240 latency = is_haswell ? 22 : 24; in set_latency_gfx7()
380 latency = is_haswell ? 300 : 600; in set_latency_gfx7()
407 assert(!is_haswell); in set_latency_gfx7()
413 assert(!is_haswell); in set_latency_gfx7()
469 assert(!is_haswell); in set_latency_gfx7()
488 assert(!is_haswell); in set_latency_gfx7()
[all …]
|
| /dports/graphics/mesa-gallium-va/mesa-21.3.6/src/intel/compiler/ |
| H A D | brw_ir_performance.cpp | 425 else if (devinfo->is_haswell) in instruction_desc()
475 else if (devinfo->is_haswell) in instruction_desc()
491 else if (devinfo->is_haswell) in instruction_desc()
606 else if (devinfo->is_haswell) in instruction_desc()
617 else if (devinfo->is_haswell) in instruction_desc()
628 else if (devinfo->is_haswell) in instruction_desc()
646 else if (devinfo->is_haswell) in instruction_desc()
666 else if (devinfo->is_haswell) in instruction_desc()
682 else if (devinfo->is_haswell) in instruction_desc()
698 else if (devinfo->is_haswell) in instruction_desc()
[all …]
|
| H A D | brw_schedule_instructions.cpp | 68 void set_latency_gfx7(bool is_haswell);
158 schedule_node::set_latency_gfx7(bool is_haswell) in set_latency_gfx7() argument
184 latency = is_haswell ? 16 : 18; in set_latency_gfx7()
229 latency = is_haswell ? 14 : 16; in set_latency_gfx7()
240 latency = is_haswell ? 22 : 24; in set_latency_gfx7()
380 latency = is_haswell ? 300 : 600; in set_latency_gfx7()
407 assert(!is_haswell); in set_latency_gfx7()
413 assert(!is_haswell); in set_latency_gfx7()
469 assert(!is_haswell); in set_latency_gfx7()
488 assert(!is_haswell); in set_latency_gfx7()
[all …]
|
| /dports/graphics/mesa-gallium-vdpau/mesa-21.3.6/src/intel/compiler/ |
| H A D | brw_ir_performance.cpp | 425 else if (devinfo->is_haswell) in instruction_desc()
475 else if (devinfo->is_haswell) in instruction_desc()
491 else if (devinfo->is_haswell) in instruction_desc()
606 else if (devinfo->is_haswell) in instruction_desc()
617 else if (devinfo->is_haswell) in instruction_desc()
628 else if (devinfo->is_haswell) in instruction_desc()
646 else if (devinfo->is_haswell) in instruction_desc()
666 else if (devinfo->is_haswell) in instruction_desc()
682 else if (devinfo->is_haswell) in instruction_desc()
698 else if (devinfo->is_haswell) in instruction_desc()
[all …]
|
| H A D | brw_schedule_instructions.cpp | 68 void set_latency_gfx7(bool is_haswell);
158 schedule_node::set_latency_gfx7(bool is_haswell) in set_latency_gfx7() argument
184 latency = is_haswell ? 16 : 18; in set_latency_gfx7()
229 latency = is_haswell ? 14 : 16; in set_latency_gfx7()
240 latency = is_haswell ? 22 : 24; in set_latency_gfx7()
380 latency = is_haswell ? 300 : 600; in set_latency_gfx7()
407 assert(!is_haswell); in set_latency_gfx7()
413 assert(!is_haswell); in set_latency_gfx7()
469 assert(!is_haswell); in set_latency_gfx7()
488 assert(!is_haswell); in set_latency_gfx7()
[all …]
|
| /dports/graphics/mesa-dri/mesa-21.3.6/src/intel/compiler/ |
| H A D | brw_ir_performance.cpp | 425 else if (devinfo->is_haswell) in instruction_desc()
475 else if (devinfo->is_haswell) in instruction_desc()
491 else if (devinfo->is_haswell) in instruction_desc()
606 else if (devinfo->is_haswell) in instruction_desc()
617 else if (devinfo->is_haswell) in instruction_desc()
628 else if (devinfo->is_haswell) in instruction_desc()
646 else if (devinfo->is_haswell) in instruction_desc()
666 else if (devinfo->is_haswell) in instruction_desc()
682 else if (devinfo->is_haswell) in instruction_desc()
698 else if (devinfo->is_haswell) in instruction_desc()
[all …]
|
| H A D | brw_schedule_instructions.cpp | 68 void set_latency_gfx7(bool is_haswell);
158 schedule_node::set_latency_gfx7(bool is_haswell) in set_latency_gfx7() argument
184 latency = is_haswell ? 16 : 18; in set_latency_gfx7()
229 latency = is_haswell ? 14 : 16; in set_latency_gfx7()
240 latency = is_haswell ? 22 : 24; in set_latency_gfx7()
380 latency = is_haswell ? 300 : 600; in set_latency_gfx7()
407 assert(!is_haswell); in set_latency_gfx7()
413 assert(!is_haswell); in set_latency_gfx7()
469 assert(!is_haswell); in set_latency_gfx7()
488 assert(!is_haswell); in set_latency_gfx7()
[all …]
|
| /dports/graphics/mesa-dri-classic/mesa-20.2.3/src/mesa/drivers/dri/i965/ |
| H A D | gen7_urb.c | 75 (devinfo->gen >= 8 || (devinfo->is_haswell && devinfo->gt == 3)) ? 2 : 1; in gen7_allocate_push_constants()
176 if (devinfo->gen < 8 && !devinfo->is_haswell && !devinfo->is_baytrail) in gen7_emit_push_constant_state()
254 if (devinfo->gen == 7 && !devinfo->is_haswell && !devinfo->is_baytrail) in gen7_upload_urb()
|
| H A D | brw_draw_upload.c | 257 devinfo->gen <= 7 && !devinfo->is_baytrail && !devinfo->is_haswell; in brw_get_vertex_surface_type()
318 if (devinfo->gen >= 8 || devinfo->is_haswell) in brw_get_vertex_surface_type()
332 if (devinfo->gen >= 8 || devinfo->is_haswell) { in brw_get_vertex_surface_type()
340 if (devinfo->gen >= 8 || devinfo->is_haswell) { in brw_get_vertex_surface_type()
357 if (devinfo->gen >= 8 || devinfo->is_haswell) { in brw_get_vertex_surface_type()
365 if (devinfo->gen >= 8 || devinfo->is_haswell) { in brw_get_vertex_surface_type()
389 if (devinfo->gen >= 8 || devinfo->is_haswell) in brw_get_vertex_surface_type()
|
| /dports/graphics/mesa-devel/mesa-22.0-branchpoint-2059-ge8a63cf61ec/src/intel/compiler/ |
| H A D | brw_schedule_instructions.cpp | 68 void set_latency_gfx7(bool is_haswell);
158 schedule_node::set_latency_gfx7(bool is_haswell) in set_latency_gfx7() argument
184 latency = is_haswell ? 16 : 18; in set_latency_gfx7()
229 latency = is_haswell ? 14 : 16; in set_latency_gfx7()
240 latency = is_haswell ? 22 : 24; in set_latency_gfx7()
380 latency = is_haswell ? 300 : 600; in set_latency_gfx7()
407 assert(!is_haswell); in set_latency_gfx7()
413 assert(!is_haswell); in set_latency_gfx7()
469 assert(!is_haswell); in set_latency_gfx7()
488 assert(!is_haswell); in set_latency_gfx7()
|