Home
last modified time | relevance | path

Searched refs:ivl_design_roots (Results 1 – 11 of 11) sorted by relevance

/dports/cad/iverilog/verilog-11.0/tgt-pcb/
H A Dpcb.cc60 ivl_design_roots(des, &root_scopes, &nroot); in target_design()
/dports/cad/iverilog/verilog-11.0/tgt-vhdl/
H A Dvhdl.cc100 ivl_design_roots(des, &roots, &nroots); in target_design()
/dports/cad/iverilog/verilog-11.0/tgt-vlog95/
H A Dvlog95.c186 ivl_design_roots(des, &roots, &nroots); in target_design()
/dports/cad/iverilog/verilog-11.0/tgt-blif/
H A Dblif.cc74 ivl_design_roots(des, &roots, &nroots); in target_design()
/dports/cad/iverilog/verilog-11.0/tgt-vvp/
H A Dvvp.c226 ivl_design_roots(des, &roots, &nroots); in target_design()
/dports/cad/iverilog/verilog-11.0/
H A Divl.def14 ivl_design_roots
H A Divl_target.h594 extern void ivl_design_roots(ivl_design_t des,
H A Dcppcheck.sup48 //ivl_design_roots()
H A Dt-dll-api.cc89 extern "C" void ivl_design_roots(ivl_design_t des, ivl_scope_t **scopes, in ivl_design_roots() function
/dports/cad/iverilog/verilog-11.0/tgt-sizer/
H A Dsizer.cc89 ivl_design_roots(des, &roots, &nroots); in target_design()
/dports/cad/iverilog/verilog-11.0/tgt-stub/
H A Dstub.c1859 ivl_design_roots(des, &root_scopes, &nroot); in target_design()