Home
last modified time | relevance | path

Searched refs:ixLCAC_MC0_OVR_SEL (Results 1 – 25 of 27) sorted by relevance

12

/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/smu/
H A Dsmu_6_0_d.h27 #define ixLCAC_MC0_OVR_SEL 0x011D macro
H A Dsmu_8_0_d.h633 #define ixLCAC_MC0_OVR_SEL 0xd0208134 macro
H A Dsmu_7_0_0_d.h726 #define ixLCAC_MC0_OVR_SEL 0xc0400d34 macro
H A Dsmu_7_1_1_d.h1026 #define ixLCAC_MC0_OVR_SEL 0xc0400134 macro
H A Dsmu_7_1_2_d.h1177 #define ixLCAC_MC0_OVR_SEL 0xc0400134 macro
H A Dsmu_7_1_3_d.h1109 #define ixLCAC_MC0_OVR_SEL 0xc0400134 macro
H A Dsmu_7_0_1_d.h1216 #define ixLCAC_MC0_OVR_SEL 0xc0400d34 macro
H A Dsmu_7_1_0_d.h1245 #define ixLCAC_MC0_OVR_SEL 0xc0400d34 macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/smu/
H A Dsmu_6_0_d.h27 #define ixLCAC_MC0_OVR_SEL 0x011D macro
H A Dsmu_8_0_d.h633 #define ixLCAC_MC0_OVR_SEL 0xd0208134 macro
H A Dsmu_7_0_0_d.h726 #define ixLCAC_MC0_OVR_SEL 0xc0400d34 macro
H A Dsmu_7_1_1_d.h1026 #define ixLCAC_MC0_OVR_SEL 0xc0400134 macro
H A Dsmu_7_1_2_d.h1177 #define ixLCAC_MC0_OVR_SEL 0xc0400134 macro
H A Dsmu_7_1_3_d.h1109 #define ixLCAC_MC0_OVR_SEL 0xc0400134 macro
H A Dsmu_7_0_1_d.h1216 #define ixLCAC_MC0_OVR_SEL 0xc0400d34 macro
H A Dsmu_7_1_0_d.h1245 #define ixLCAC_MC0_OVR_SEL 0xc0400d34 macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/smu/
H A Dsmu_6_0_d.h27 #define ixLCAC_MC0_OVR_SEL 0x011D macro
H A Dsmu_8_0_d.h633 #define ixLCAC_MC0_OVR_SEL 0xd0208134 macro
H A Dsmu_7_0_0_d.h726 #define ixLCAC_MC0_OVR_SEL 0xc0400d34 macro
H A Dsmu_7_1_1_d.h1026 #define ixLCAC_MC0_OVR_SEL 0xc0400134 macro
H A Dsmu_7_1_2_d.h1177 #define ixLCAC_MC0_OVR_SEL 0xc0400134 macro
H A Dsmu_7_1_3_d.h1109 #define ixLCAC_MC0_OVR_SEL 0xc0400134 macro
H A Dsmu_7_0_1_d.h1216 #define ixLCAC_MC0_OVR_SEL 0xc0400d34 macro
H A Dsmu_7_1_0_d.h1245 #define ixLCAC_MC0_OVR_SEL 0xc0400d34 macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/pm/powerplay/
H A Dkv_dpm.c538 WREG32_SMC(ixLCAC_MC0_OVR_SEL, 0);

12