Home
last modified time | relevance | path

Searched refs:m_mode_control (Results 1 – 25 of 26) sorted by relevance

12

/dports/emulators/mess/mame-mame0226/src/devices/bus/isa/
H A Deis_hgb107x.cpp195 m_mode_control(0), in isa8_epc_mda_device()
233 m_mode_control = 0; in device_reset()
289 m_mode_control = data; in io_write()
291 m_vmode |= ((m_mode_control & 0x01) ? VM_COLS80 : 0); in io_write()
292 m_vmode |= ((m_mode_control & 0x02) ? VM_GRAPH : 0); in io_write()
335 data = m_mode_control; in io_read()
375 m_mode_control = data; in mode_control_w()
377 switch( m_mode_control & 0x2a ) in mode_control_w()
431 if ((m_mode_control & MR1_VIDEO) == 0) in MC6845_UPDATE_ROW()
509 if ((m_mode_control & MR1_BLINK) == 0 && in MC6845_UPDATE_ROW()
[all …]
H A Dmda.cpp168 …mconfig, *this), m_crtc(*this, MC6845_NAME), m_lpt(*this, "lpt"), m_framecnt(0), m_mode_control(0), in isa8_mda_device()
207 m_mode_control = 0; in device_reset()
427 m_mode_control = data; in mode_control_w()
429 switch( m_mode_control & 0x2a ) in mode_control_w()
634 uint16_t const gfx_base = ((m_mode_control & 0x80) ? 0x8000 : 0x0000) | ((ra & 0x03) << 13); in MC6845_UPDATE_ROW()
668 m_mode_control = data; in mode_control_w()
670 switch( m_mode_control & 0x2a ) in mode_control_w()
686 m_crtc->set_unscaled_clock( MDA_CLOCK / (m_mode_control & 0x02 ? 16 : 9) ); in mode_control_w()
687 m_crtc->set_hpixels_per_column( m_mode_control & 0x02 ? 16 : 9 ); in mode_control_w()
948 m_mode_control = data; in mode_control_w()
[all …]
H A Dcga.cpp365 save_item(NAME(m_mode_control)); in device_start()
384 m_mode_control = 0; in device_reset()
729 if ( m_mode_control & 0x10 ) in set_palette_luts()
737 if ( m_mode_control & 0x04 ) in set_palette_luts()
785 m_mode_control = data; in mode_control_w()
788 switch ( m_mode_control & 0x3F ) in mode_control_w()
794 if ( m_mode_control & 0x04 ) in mode_control_w()
849 if ( m_mode_control & 0x04 ) in mode_control_w()
1192 m_mode_control = data; in io_write()
1193 switch( m_mode_control & 0x3F ) in io_write()
[all …]
H A Deis_hgb107x.h99 uint8_t m_mode_control; variable
H A Dmda.h62 uint8_t m_mode_control; variable
H A Dcga.h71 uint8_t m_mode_control; /* wo 0x3d8 */ variable
/dports/emulators/mame/mame-mame0226/src/devices/bus/isa/
H A Deis_hgb107x.cpp195 m_mode_control(0), in isa8_epc_mda_device()
233 m_mode_control = 0; in device_reset()
289 m_mode_control = data; in io_write()
291 m_vmode |= ((m_mode_control & 0x01) ? VM_COLS80 : 0); in io_write()
292 m_vmode |= ((m_mode_control & 0x02) ? VM_GRAPH : 0); in io_write()
335 data = m_mode_control; in io_read()
375 m_mode_control = data; in mode_control_w()
377 switch( m_mode_control & 0x2a ) in mode_control_w()
431 if ((m_mode_control & MR1_VIDEO) == 0) in MC6845_UPDATE_ROW()
509 if ((m_mode_control & MR1_BLINK) == 0 && in MC6845_UPDATE_ROW()
[all …]
H A Dmda.cpp168 …mconfig, *this), m_crtc(*this, MC6845_NAME), m_lpt(*this, "lpt"), m_framecnt(0), m_mode_control(0), in isa8_mda_device()
207 m_mode_control = 0; in device_reset()
427 m_mode_control = data; in mode_control_w()
429 switch( m_mode_control & 0x2a ) in mode_control_w()
634 uint16_t const gfx_base = ((m_mode_control & 0x80) ? 0x8000 : 0x0000) | ((ra & 0x03) << 13); in MC6845_UPDATE_ROW()
668 m_mode_control = data; in mode_control_w()
670 switch( m_mode_control & 0x2a ) in mode_control_w()
686 m_crtc->set_unscaled_clock( MDA_CLOCK / (m_mode_control & 0x02 ? 16 : 9) ); in mode_control_w()
687 m_crtc->set_hpixels_per_column( m_mode_control & 0x02 ? 16 : 9 ); in mode_control_w()
948 m_mode_control = data; in mode_control_w()
[all …]
H A Dcga.cpp365 save_item(NAME(m_mode_control)); in device_start()
384 m_mode_control = 0; in device_reset()
729 if ( m_mode_control & 0x10 ) in set_palette_luts()
737 if ( m_mode_control & 0x04 ) in set_palette_luts()
785 m_mode_control = data; in mode_control_w()
788 switch ( m_mode_control & 0x3F ) in mode_control_w()
794 if ( m_mode_control & 0x04 ) in mode_control_w()
849 if ( m_mode_control & 0x04 ) in mode_control_w()
1192 m_mode_control = data; in io_write()
1193 switch( m_mode_control & 0x3F ) in io_write()
[all …]
H A Deis_hgb107x.h99 uint8_t m_mode_control; variable
H A Dmda.h62 uint8_t m_mode_control; variable
H A Dcga.h71 uint8_t m_mode_control; /* wo 0x3d8 */ variable
/dports/emulators/mess/mame-mame0226/src/devices/video/
H A Dmc6845.cpp79 #define MODE_TRANSPARENT ((m_mode_control & 0x08) != 0)
83 #define MODE_UPDATE_STROBE ((m_mode_control & 0x40) != 0)
84 #define MODE_CURSOR_SKEW ((m_mode_control & 0x20) != 0)
85 #define MODE_DISPLAY_ENABLE_SKEW ((m_mode_control & 0x10) != 0)
256 case 0x08: m_mode_control = data & 0xff; break; in register_w()
335 case 0x08: ret = m_mode_control | 0xfc; break; in register_r()
385 case 0x08: m_mode_control = data & 0x03; break; in register_w()
509 case 0x08: m_mode_control = data & 0xf3; break; in register_w()
1254 m_mode_control = 0x00; in device_start()
1307 save_item(NAME(m_mode_control)); in device_start()
[all …]
H A Dcrtc_ega.cpp36 , m_mode_control(0), m_line_compare(0), m_register_address_latch(0) in crtc_ega_device()
138 case 0x17: m_mode_control = data & 0xff; break; in register_w()
641 m_mode_control = 0; in device_start()
668 save_item(NAME(m_mode_control)); in device_start()
H A Dcrtc_ega.h129 uint8_t m_mode_control; /* 0x17 */ variable
H A Dmc6845.h156 uint8_t m_mode_control; /* 0x08 */ variable
/dports/emulators/mame/mame-mame0226/src/devices/video/
H A Dmc6845.cpp79 #define MODE_TRANSPARENT ((m_mode_control & 0x08) != 0)
83 #define MODE_UPDATE_STROBE ((m_mode_control & 0x40) != 0)
84 #define MODE_CURSOR_SKEW ((m_mode_control & 0x20) != 0)
85 #define MODE_DISPLAY_ENABLE_SKEW ((m_mode_control & 0x10) != 0)
256 case 0x08: m_mode_control = data & 0xff; break; in register_w()
335 case 0x08: ret = m_mode_control | 0xfc; break; in register_r()
385 case 0x08: m_mode_control = data & 0x03; break; in register_w()
509 case 0x08: m_mode_control = data & 0xf3; break; in register_w()
1254 m_mode_control = 0x00; in device_start()
1307 save_item(NAME(m_mode_control)); in device_start()
[all …]
H A Dcrtc_ega.cpp36 , m_mode_control(0), m_line_compare(0), m_register_address_latch(0) in crtc_ega_device()
138 case 0x17: m_mode_control = data & 0xff; break; in register_w()
641 m_mode_control = 0; in device_start()
668 save_item(NAME(m_mode_control)); in device_start()
H A Dcrtc_ega.h129 uint8_t m_mode_control; /* 0x17 */ variable
/dports/emulators/mess/mame-mame0226/src/mame/video/
H A Dpc_t1t.cpp40 m_mode_control(0), in pc_t1t_device()
91 m_mode_control = 0x08; in device_start()
487 switch( m_mode_control & 0x3B ) in mode_switch()
621 m_mode_control = data; in mode_control_w()
628 int data = m_mode_control; in mode_control_r()
H A Dpc_t1t.h59 uint8_t m_mode_control, m_color_select; variable
H A Dams40041.cpp105 m_mode_control = 2; in device_start()
/dports/emulators/mame/mame-mame0226/src/mame/video/
H A Dpc_t1t.cpp40 m_mode_control(0), in pc_t1t_device()
91 m_mode_control = 0x08; in device_start()
487 switch( m_mode_control & 0x3B ) in mode_switch()
621 m_mode_control = data; in mode_control_w()
628 int data = m_mode_control; in mode_control_r()
H A Dpc_t1t.h59 uint8_t m_mode_control, m_color_select; variable
H A Dams40041.cpp105 m_mode_control = 2; in device_start()

12