Home
last modified time | relevance | path

Searched refs:mii_reg (Results 1 – 25 of 1035) sorted by relevance

12345678910>>...42

/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/net/ethernet/oki-semi/pch_gbe/
H A Dpch_gbe_phy.c208 u16 mii_reg; in pch_gbe_phy_power_up() local
210 mii_reg = 0; in pch_gbe_phy_power_up()
215 mii_reg &= ~MII_CR_POWER_DOWN; in pch_gbe_phy_power_up()
225 u16 mii_reg; in pch_gbe_phy_power_down() local
227 mii_reg = 0; in pch_gbe_phy_power_down()
234 mii_reg |= MII_CR_POWER_DOWN; in pch_gbe_phy_power_down()
262 u16 mii_reg; in pch_gbe_phy_tx_clk_delay() local
278 mii_reg); in pch_gbe_phy_tx_clk_delay()
302 u16 mii_reg; in pch_gbe_phy_init_setting() local
338 u16 mii_reg; in pch_gbe_phy_disable_hibernate() local
[all …]
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/net/ethernet/oki-semi/pch_gbe/
H A Dpch_gbe_phy.c208 u16 mii_reg; in pch_gbe_phy_power_up() local
210 mii_reg = 0; in pch_gbe_phy_power_up()
215 mii_reg &= ~MII_CR_POWER_DOWN; in pch_gbe_phy_power_up()
225 u16 mii_reg; in pch_gbe_phy_power_down() local
227 mii_reg = 0; in pch_gbe_phy_power_down()
234 mii_reg |= MII_CR_POWER_DOWN; in pch_gbe_phy_power_down()
262 u16 mii_reg; in pch_gbe_phy_tx_clk_delay() local
278 mii_reg); in pch_gbe_phy_tx_clk_delay()
302 u16 mii_reg; in pch_gbe_phy_init_setting() local
338 u16 mii_reg; in pch_gbe_phy_disable_hibernate() local
[all …]
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/net/ethernet/oki-semi/pch_gbe/
H A Dpch_gbe_phy.c208 u16 mii_reg; in pch_gbe_phy_power_up() local
210 mii_reg = 0; in pch_gbe_phy_power_up()
215 mii_reg &= ~MII_CR_POWER_DOWN; in pch_gbe_phy_power_up()
225 u16 mii_reg; in pch_gbe_phy_power_down() local
227 mii_reg = 0; in pch_gbe_phy_power_down()
234 mii_reg |= MII_CR_POWER_DOWN; in pch_gbe_phy_power_down()
262 u16 mii_reg; in pch_gbe_phy_tx_clk_delay() local
278 mii_reg); in pch_gbe_phy_tx_clk_delay()
302 u16 mii_reg; in pch_gbe_phy_init_setting() local
338 u16 mii_reg; in pch_gbe_phy_disable_hibernate() local
[all …]
/dports/sysutils/u-boot-utilite/u-boot-2015.07/drivers/net/phy/
H A Drealtek.c90 unsigned int mii_reg; in rtl8211x_parse_status() local
94 if (!(mii_reg & MIIM_RTL8211x_PHYSTAT_SPDDONE)) { in rtl8211x_parse_status()
111 mii_reg = phy_read(phydev, MDIO_DEVAD_NONE, in rtl8211x_parse_status()
117 if (mii_reg & MIIM_RTL8211x_PHYSTAT_LINK) in rtl8211x_parse_status()
123 if (mii_reg & MIIM_RTL8211x_PHYSTAT_DUPLEX) in rtl8211x_parse_status()
128 speed = (mii_reg & MIIM_RTL8211x_PHYSTAT_SPEED); in rtl8211x_parse_status()
147 unsigned int mii_reg; in rtl8211f_parse_status() local
154 while (!(mii_reg & MIIM_RTL8211F_PHYSTAT_LINK)) { in rtl8211f_parse_status()
164 mii_reg = phy_read(phydev, MDIO_DEVAD_NONE, in rtl8211f_parse_status()
168 if (mii_reg & MIIM_RTL8211F_PHYSTAT_DUPLEX) in rtl8211f_parse_status()
[all …]
H A Det1011c.c44 int mii_reg; in et1011c_parse_status() local
47 mii_reg = phy_read(phydev, MDIO_DEVAD_NONE, ET1011C_STATUS_REG); in et1011c_parse_status()
49 if (mii_reg & ET1011C_DUPLEX_STATUS) in et1011c_parse_status()
54 speed = mii_reg & ET1011C_SPEED_MASK; in et1011c_parse_status()
58 mii_reg = phy_read(phydev, MDIO_DEVAD_NONE, ET1011C_CONFIG_REG); in et1011c_parse_status()
59 mii_reg &= ~ET1011C_TX_FIFO_MASK; in et1011c_parse_status()
61 mii_reg | in et1011c_parse_status()
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot-sam460ex/drivers/net/
H A Dtsec.c371 mii_reg = read_phy_reg(priv, MIIM_STATUS); in mii_parse_sr()
372 if ((mii_reg & PHY_BMSR_AUTN_ABLE) && !(mii_reg & PHY_BMSR_AUTN_COMP)) { in mii_parse_sr()
376 while (!(mii_reg & PHY_BMSR_AUTN_COMP)) { in mii_parse_sr()
422 if (mii_reg & PHY_BMSR_AUTN_ABLE) { in mii_parse_link()
427 if (mii_reg & PHY_BMSR_EXT) { in mii_parse_link()
627 mii_parse_sr(mii_reg, priv); in mii_parse_BCM5482_sr()
631 mii_parse_BCM54xx_sr(mii_reg, priv); in mii_parse_BCM5482_sr()
668 if (mii_reg & MIIM_88E1011_PHYSTAT_LINK) in mii_parse_88E1011_psr()
674 if (mii_reg & MIIM_88E1011_PHYSTAT_DUPLEX) in mii_parse_88E1011_psr()
726 if (mii_reg & MIIM_RTL8211B_PHYSTAT_LINK) in mii_parse_RTL8211B_sr()
[all …]
H A Daltera_tse.c476 mii_reg = tse_mdio_read(priv, MIIM_STATUS); in mii_parse_sr()
478 if (!(mii_reg & MIIM_STATUS_LINK) && (mii_reg & PHY_BMSR_AUTN_ABLE) in mii_parse_sr()
479 && !(mii_reg & PHY_BMSR_AUTN_COMP)) { in mii_parse_sr()
483 while (!(mii_reg & PHY_BMSR_AUTN_COMP)) { in mii_parse_sr()
496 mii_reg = tse_mdio_read(priv, MIIM_STATUS); in mii_parse_sr()
502 if (mii_reg & MIIM_STATUS_LINK) { in mii_parse_sr()
523 if ((mii_reg & MIIM_88E1011_PHYSTAT_LINK) && in mii_parse_88E1011_psr()
546 if (mii_reg & MIIM_88E1011_PHYSTAT_LINK) in mii_parse_88E1011_psr()
552 if (mii_reg & MIIM_88E1011_PHYSTAT_DUPLEX) in mii_parse_88E1011_psr()
578 uint mii_data = tse_mdio_read(priv, mii_reg); in mii_m88e1111s_setmode_sr()
[all …]
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot-sam460ex/drivers/net/
H A Dtsec.c371 mii_reg = read_phy_reg(priv, MIIM_STATUS); in mii_parse_sr()
372 if ((mii_reg & PHY_BMSR_AUTN_ABLE) && !(mii_reg & PHY_BMSR_AUTN_COMP)) { in mii_parse_sr()
376 while (!(mii_reg & PHY_BMSR_AUTN_COMP)) { in mii_parse_sr()
422 if (mii_reg & PHY_BMSR_AUTN_ABLE) { in mii_parse_link()
427 if (mii_reg & PHY_BMSR_EXT) { in mii_parse_link()
627 mii_parse_sr(mii_reg, priv); in mii_parse_BCM5482_sr()
631 mii_parse_BCM54xx_sr(mii_reg, priv); in mii_parse_BCM5482_sr()
668 if (mii_reg & MIIM_88E1011_PHYSTAT_LINK) in mii_parse_88E1011_psr()
674 if (mii_reg & MIIM_88E1011_PHYSTAT_DUPLEX) in mii_parse_88E1011_psr()
726 if (mii_reg & MIIM_RTL8211B_PHYSTAT_LINK) in mii_parse_RTL8211B_sr()
[all …]
H A Daltera_tse.c476 mii_reg = tse_mdio_read(priv, MIIM_STATUS); in mii_parse_sr()
478 if (!(mii_reg & MIIM_STATUS_LINK) && (mii_reg & PHY_BMSR_AUTN_ABLE) in mii_parse_sr()
479 && !(mii_reg & PHY_BMSR_AUTN_COMP)) { in mii_parse_sr()
483 while (!(mii_reg & PHY_BMSR_AUTN_COMP)) { in mii_parse_sr()
496 mii_reg = tse_mdio_read(priv, MIIM_STATUS); in mii_parse_sr()
502 if (mii_reg & MIIM_STATUS_LINK) { in mii_parse_sr()
523 if ((mii_reg & MIIM_88E1011_PHYSTAT_LINK) && in mii_parse_88E1011_psr()
546 if (mii_reg & MIIM_88E1011_PHYSTAT_LINK) in mii_parse_88E1011_psr()
552 if (mii_reg & MIIM_88E1011_PHYSTAT_DUPLEX) in mii_parse_88E1011_psr()
578 uint mii_data = tse_mdio_read(priv, mii_reg); in mii_m88e1111s_setmode_sr()
[all …]
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot-sam460ex/drivers/net/
H A Dtsec.c371 mii_reg = read_phy_reg(priv, MIIM_STATUS); in mii_parse_sr()
372 if ((mii_reg & PHY_BMSR_AUTN_ABLE) && !(mii_reg & PHY_BMSR_AUTN_COMP)) { in mii_parse_sr()
376 while (!(mii_reg & PHY_BMSR_AUTN_COMP)) { in mii_parse_sr()
422 if (mii_reg & PHY_BMSR_AUTN_ABLE) { in mii_parse_link()
427 if (mii_reg & PHY_BMSR_EXT) { in mii_parse_link()
627 mii_parse_sr(mii_reg, priv); in mii_parse_BCM5482_sr()
631 mii_parse_BCM54xx_sr(mii_reg, priv); in mii_parse_BCM5482_sr()
668 if (mii_reg & MIIM_88E1011_PHYSTAT_LINK) in mii_parse_88E1011_psr()
674 if (mii_reg & MIIM_88E1011_PHYSTAT_DUPLEX) in mii_parse_88E1011_psr()
726 if (mii_reg & MIIM_RTL8211B_PHYSTAT_LINK) in mii_parse_RTL8211B_sr()
[all …]
H A Daltera_tse.c476 mii_reg = tse_mdio_read(priv, MIIM_STATUS); in mii_parse_sr()
478 if (!(mii_reg & MIIM_STATUS_LINK) && (mii_reg & PHY_BMSR_AUTN_ABLE) in mii_parse_sr()
479 && !(mii_reg & PHY_BMSR_AUTN_COMP)) { in mii_parse_sr()
483 while (!(mii_reg & PHY_BMSR_AUTN_COMP)) { in mii_parse_sr()
496 mii_reg = tse_mdio_read(priv, MIIM_STATUS); in mii_parse_sr()
502 if (mii_reg & MIIM_STATUS_LINK) { in mii_parse_sr()
523 if ((mii_reg & MIIM_88E1011_PHYSTAT_LINK) && in mii_parse_88E1011_psr()
546 if (mii_reg & MIIM_88E1011_PHYSTAT_LINK) in mii_parse_88E1011_psr()
552 if (mii_reg & MIIM_88E1011_PHYSTAT_DUPLEX) in mii_parse_88E1011_psr()
578 uint mii_data = tse_mdio_read(priv, mii_reg); in mii_m88e1111s_setmode_sr()
[all …]
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/u-boot-sam460ex/drivers/net/
H A Dtsec.c371 mii_reg = read_phy_reg(priv, MIIM_STATUS); in mii_parse_sr()
372 if ((mii_reg & PHY_BMSR_AUTN_ABLE) && !(mii_reg & PHY_BMSR_AUTN_COMP)) { in mii_parse_sr()
376 while (!(mii_reg & PHY_BMSR_AUTN_COMP)) { in mii_parse_sr()
422 if (mii_reg & PHY_BMSR_AUTN_ABLE) { in mii_parse_link()
427 if (mii_reg & PHY_BMSR_EXT) { in mii_parse_link()
627 mii_parse_sr(mii_reg, priv); in mii_parse_BCM5482_sr()
631 mii_parse_BCM54xx_sr(mii_reg, priv); in mii_parse_BCM5482_sr()
668 if (mii_reg & MIIM_88E1011_PHYSTAT_LINK) in mii_parse_88E1011_psr()
674 if (mii_reg & MIIM_88E1011_PHYSTAT_DUPLEX) in mii_parse_88E1011_psr()
726 if (mii_reg & MIIM_RTL8211B_PHYSTAT_LINK) in mii_parse_RTL8211B_sr()
[all …]
H A Daltera_tse.c476 mii_reg = tse_mdio_read(priv, MIIM_STATUS); in mii_parse_sr()
478 if (!(mii_reg & MIIM_STATUS_LINK) && (mii_reg & PHY_BMSR_AUTN_ABLE) in mii_parse_sr()
479 && !(mii_reg & PHY_BMSR_AUTN_COMP)) { in mii_parse_sr()
483 while (!(mii_reg & PHY_BMSR_AUTN_COMP)) { in mii_parse_sr()
496 mii_reg = tse_mdio_read(priv, MIIM_STATUS); in mii_parse_sr()
502 if (mii_reg & MIIM_STATUS_LINK) { in mii_parse_sr()
523 if ((mii_reg & MIIM_88E1011_PHYSTAT_LINK) && in mii_parse_88E1011_psr()
546 if (mii_reg & MIIM_88E1011_PHYSTAT_LINK) in mii_parse_88E1011_psr()
552 if (mii_reg & MIIM_88E1011_PHYSTAT_DUPLEX) in mii_parse_88E1011_psr()
578 uint mii_data = tse_mdio_read(priv, mii_reg); in mii_m88e1111s_setmode_sr()
[all …]
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot-sam460ex/drivers/net/
H A Dtsec.c371 mii_reg = read_phy_reg(priv, MIIM_STATUS); in mii_parse_sr()
372 if ((mii_reg & PHY_BMSR_AUTN_ABLE) && !(mii_reg & PHY_BMSR_AUTN_COMP)) { in mii_parse_sr()
376 while (!(mii_reg & PHY_BMSR_AUTN_COMP)) { in mii_parse_sr()
422 if (mii_reg & PHY_BMSR_AUTN_ABLE) { in mii_parse_link()
427 if (mii_reg & PHY_BMSR_EXT) { in mii_parse_link()
627 mii_parse_sr(mii_reg, priv); in mii_parse_BCM5482_sr()
631 mii_parse_BCM54xx_sr(mii_reg, priv); in mii_parse_BCM5482_sr()
668 if (mii_reg & MIIM_88E1011_PHYSTAT_LINK) in mii_parse_88E1011_psr()
674 if (mii_reg & MIIM_88E1011_PHYSTAT_DUPLEX) in mii_parse_88E1011_psr()
726 if (mii_reg & MIIM_RTL8211B_PHYSTAT_LINK) in mii_parse_RTL8211B_sr()
[all …]
H A Daltera_tse.c476 mii_reg = tse_mdio_read(priv, MIIM_STATUS); in mii_parse_sr()
478 if (!(mii_reg & MIIM_STATUS_LINK) && (mii_reg & PHY_BMSR_AUTN_ABLE) in mii_parse_sr()
479 && !(mii_reg & PHY_BMSR_AUTN_COMP)) { in mii_parse_sr()
483 while (!(mii_reg & PHY_BMSR_AUTN_COMP)) { in mii_parse_sr()
496 mii_reg = tse_mdio_read(priv, MIIM_STATUS); in mii_parse_sr()
502 if (mii_reg & MIIM_STATUS_LINK) { in mii_parse_sr()
523 if ((mii_reg & MIIM_88E1011_PHYSTAT_LINK) && in mii_parse_88E1011_psr()
546 if (mii_reg & MIIM_88E1011_PHYSTAT_LINK) in mii_parse_88E1011_psr()
552 if (mii_reg & MIIM_88E1011_PHYSTAT_DUPLEX) in mii_parse_88E1011_psr()
578 uint mii_data = tse_mdio_read(priv, mii_reg); in mii_m88e1111s_setmode_sr()
[all …]
/dports/emulators/qemu/qemu-6.2.0/roms/u-boot-sam460ex/drivers/net/
H A Dtsec.c371 mii_reg = read_phy_reg(priv, MIIM_STATUS); in mii_parse_sr()
372 if ((mii_reg & PHY_BMSR_AUTN_ABLE) && !(mii_reg & PHY_BMSR_AUTN_COMP)) { in mii_parse_sr()
376 while (!(mii_reg & PHY_BMSR_AUTN_COMP)) { in mii_parse_sr()
422 if (mii_reg & PHY_BMSR_AUTN_ABLE) { in mii_parse_link()
427 if (mii_reg & PHY_BMSR_EXT) { in mii_parse_link()
627 mii_parse_sr(mii_reg, priv); in mii_parse_BCM5482_sr()
631 mii_parse_BCM54xx_sr(mii_reg, priv); in mii_parse_BCM5482_sr()
668 if (mii_reg & MIIM_88E1011_PHYSTAT_LINK) in mii_parse_88E1011_psr()
674 if (mii_reg & MIIM_88E1011_PHYSTAT_DUPLEX) in mii_parse_88E1011_psr()
726 if (mii_reg & MIIM_RTL8211B_PHYSTAT_LINK) in mii_parse_RTL8211B_sr()
[all …]
H A Daltera_tse.c476 mii_reg = tse_mdio_read(priv, MIIM_STATUS); in mii_parse_sr()
478 if (!(mii_reg & MIIM_STATUS_LINK) && (mii_reg & PHY_BMSR_AUTN_ABLE) in mii_parse_sr()
479 && !(mii_reg & PHY_BMSR_AUTN_COMP)) { in mii_parse_sr()
483 while (!(mii_reg & PHY_BMSR_AUTN_COMP)) { in mii_parse_sr()
496 mii_reg = tse_mdio_read(priv, MIIM_STATUS); in mii_parse_sr()
502 if (mii_reg & MIIM_STATUS_LINK) { in mii_parse_sr()
523 if ((mii_reg & MIIM_88E1011_PHYSTAT_LINK) && in mii_parse_88E1011_psr()
546 if (mii_reg & MIIM_88E1011_PHYSTAT_LINK) in mii_parse_88E1011_psr()
552 if (mii_reg & MIIM_88E1011_PHYSTAT_DUPLEX) in mii_parse_88E1011_psr()
578 uint mii_data = tse_mdio_read(priv, mii_reg); in mii_m88e1111s_setmode_sr()
[all …]
/dports/emulators/qemu60/qemu-6.0.0/roms/u-boot-sam460ex/drivers/net/
H A Dtsec.c371 mii_reg = read_phy_reg(priv, MIIM_STATUS); in mii_parse_sr()
372 if ((mii_reg & PHY_BMSR_AUTN_ABLE) && !(mii_reg & PHY_BMSR_AUTN_COMP)) { in mii_parse_sr()
376 while (!(mii_reg & PHY_BMSR_AUTN_COMP)) { in mii_parse_sr()
422 if (mii_reg & PHY_BMSR_AUTN_ABLE) { in mii_parse_link()
427 if (mii_reg & PHY_BMSR_EXT) { in mii_parse_link()
627 mii_parse_sr(mii_reg, priv); in mii_parse_BCM5482_sr()
631 mii_parse_BCM54xx_sr(mii_reg, priv); in mii_parse_BCM5482_sr()
668 if (mii_reg & MIIM_88E1011_PHYSTAT_LINK) in mii_parse_88E1011_psr()
674 if (mii_reg & MIIM_88E1011_PHYSTAT_DUPLEX) in mii_parse_88E1011_psr()
726 if (mii_reg & MIIM_RTL8211B_PHYSTAT_LINK) in mii_parse_RTL8211B_sr()
[all …]
H A Daltera_tse.c476 mii_reg = tse_mdio_read(priv, MIIM_STATUS); in mii_parse_sr()
478 if (!(mii_reg & MIIM_STATUS_LINK) && (mii_reg & PHY_BMSR_AUTN_ABLE) in mii_parse_sr()
479 && !(mii_reg & PHY_BMSR_AUTN_COMP)) { in mii_parse_sr()
483 while (!(mii_reg & PHY_BMSR_AUTN_COMP)) { in mii_parse_sr()
496 mii_reg = tse_mdio_read(priv, MIIM_STATUS); in mii_parse_sr()
502 if (mii_reg & MIIM_STATUS_LINK) { in mii_parse_sr()
523 if ((mii_reg & MIIM_88E1011_PHYSTAT_LINK) && in mii_parse_88E1011_psr()
546 if (mii_reg & MIIM_88E1011_PHYSTAT_LINK) in mii_parse_88E1011_psr()
552 if (mii_reg & MIIM_88E1011_PHYSTAT_DUPLEX) in mii_parse_88E1011_psr()
578 uint mii_data = tse_mdio_read(priv, mii_reg); in mii_m88e1111s_setmode_sr()
[all …]
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/drivers/net/phy/
H A Drealtek.c160 unsigned int mii_reg; in rtl8211x_parse_status() local
164 if (!(mii_reg & MIIM_RTL8211x_PHYSTAT_SPDDONE)) { in rtl8211x_parse_status()
181 mii_reg = phy_read(phydev, MDIO_DEVAD_NONE, in rtl8211x_parse_status()
187 if (mii_reg & MIIM_RTL8211x_PHYSTAT_LINK) in rtl8211x_parse_status()
193 if (mii_reg & MIIM_RTL8211x_PHYSTAT_DUPLEX) in rtl8211x_parse_status()
198 speed = (mii_reg & MIIM_RTL8211x_PHYSTAT_SPEED); in rtl8211x_parse_status()
217 unsigned int mii_reg; in rtl8211f_parse_status() local
224 while (!(mii_reg & MIIM_RTL8211F_PHYSTAT_LINK)) { in rtl8211f_parse_status()
234 mii_reg = phy_read(phydev, MDIO_DEVAD_NONE, in rtl8211f_parse_status()
238 if (mii_reg & MIIM_RTL8211F_PHYSTAT_DUPLEX) in rtl8211f_parse_status()
[all …]
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/drivers/net/phy/
H A Drealtek.c160 unsigned int mii_reg; in rtl8211x_parse_status() local
164 if (!(mii_reg & MIIM_RTL8211x_PHYSTAT_SPDDONE)) { in rtl8211x_parse_status()
181 mii_reg = phy_read(phydev, MDIO_DEVAD_NONE, in rtl8211x_parse_status()
187 if (mii_reg & MIIM_RTL8211x_PHYSTAT_LINK) in rtl8211x_parse_status()
193 if (mii_reg & MIIM_RTL8211x_PHYSTAT_DUPLEX) in rtl8211x_parse_status()
198 speed = (mii_reg & MIIM_RTL8211x_PHYSTAT_SPEED); in rtl8211x_parse_status()
217 unsigned int mii_reg; in rtl8211f_parse_status() local
224 while (!(mii_reg & MIIM_RTL8211F_PHYSTAT_LINK)) { in rtl8211f_parse_status()
234 mii_reg = phy_read(phydev, MDIO_DEVAD_NONE, in rtl8211f_parse_status()
238 if (mii_reg & MIIM_RTL8211F_PHYSTAT_DUPLEX) in rtl8211f_parse_status()
[all …]
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot/drivers/net/phy/
H A Drealtek.c160 unsigned int mii_reg; in rtl8211x_parse_status() local
164 if (!(mii_reg & MIIM_RTL8211x_PHYSTAT_SPDDONE)) { in rtl8211x_parse_status()
181 mii_reg = phy_read(phydev, MDIO_DEVAD_NONE, in rtl8211x_parse_status()
187 if (mii_reg & MIIM_RTL8211x_PHYSTAT_LINK) in rtl8211x_parse_status()
193 if (mii_reg & MIIM_RTL8211x_PHYSTAT_DUPLEX) in rtl8211x_parse_status()
198 speed = (mii_reg & MIIM_RTL8211x_PHYSTAT_SPEED); in rtl8211x_parse_status()
217 unsigned int mii_reg; in rtl8211f_parse_status() local
224 while (!(mii_reg & MIIM_RTL8211F_PHYSTAT_LINK)) { in rtl8211f_parse_status()
234 mii_reg = phy_read(phydev, MDIO_DEVAD_NONE, in rtl8211f_parse_status()
238 if (mii_reg & MIIM_RTL8211F_PHYSTAT_DUPLEX) in rtl8211f_parse_status()
[all …]
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot/drivers/net/phy/
H A Drealtek.c160 unsigned int mii_reg; in rtl8211x_parse_status() local
164 if (!(mii_reg & MIIM_RTL8211x_PHYSTAT_SPDDONE)) { in rtl8211x_parse_status()
181 mii_reg = phy_read(phydev, MDIO_DEVAD_NONE, in rtl8211x_parse_status()
187 if (mii_reg & MIIM_RTL8211x_PHYSTAT_LINK) in rtl8211x_parse_status()
193 if (mii_reg & MIIM_RTL8211x_PHYSTAT_DUPLEX) in rtl8211x_parse_status()
198 speed = (mii_reg & MIIM_RTL8211x_PHYSTAT_SPEED); in rtl8211x_parse_status()
217 unsigned int mii_reg; in rtl8211f_parse_status() local
224 while (!(mii_reg & MIIM_RTL8211F_PHYSTAT_LINK)) { in rtl8211f_parse_status()
234 mii_reg = phy_read(phydev, MDIO_DEVAD_NONE, in rtl8211f_parse_status()
238 if (mii_reg & MIIM_RTL8211F_PHYSTAT_DUPLEX) in rtl8211f_parse_status()
[all …]
/dports/emulators/qemu60/qemu-6.0.0/roms/u-boot/drivers/net/phy/
H A Drealtek.c160 unsigned int mii_reg; in rtl8211x_parse_status() local
164 if (!(mii_reg & MIIM_RTL8211x_PHYSTAT_SPDDONE)) { in rtl8211x_parse_status()
181 mii_reg = phy_read(phydev, MDIO_DEVAD_NONE, in rtl8211x_parse_status()
187 if (mii_reg & MIIM_RTL8211x_PHYSTAT_LINK) in rtl8211x_parse_status()
193 if (mii_reg & MIIM_RTL8211x_PHYSTAT_DUPLEX) in rtl8211x_parse_status()
198 speed = (mii_reg & MIIM_RTL8211x_PHYSTAT_SPEED); in rtl8211x_parse_status()
217 unsigned int mii_reg; in rtl8211f_parse_status() local
224 while (!(mii_reg & MIIM_RTL8211F_PHYSTAT_LINK)) { in rtl8211f_parse_status()
234 mii_reg = phy_read(phydev, MDIO_DEVAD_NONE, in rtl8211f_parse_status()
238 if (mii_reg & MIIM_RTL8211F_PHYSTAT_DUPLEX) in rtl8211f_parse_status()
[all …]
/dports/sysutils/u-boot-utilite/u-boot-2015.07/drivers/net/
H A Daltera_tse.c486 mii_reg = tse_mdio_read(priv, MIIM_STATUS); in mii_parse_sr()
488 if (!(mii_reg & MIIM_STATUS_LINK) && (mii_reg & BMSR_ANEGCAPABLE) in mii_parse_sr()
489 && !(mii_reg & BMSR_ANEGCOMPLETE)) { in mii_parse_sr()
493 while (!(mii_reg & BMSR_ANEGCOMPLETE)) { in mii_parse_sr()
506 mii_reg = tse_mdio_read(priv, MIIM_STATUS); in mii_parse_sr()
512 if (mii_reg & MIIM_STATUS_LINK) { in mii_parse_sr()
533 if ((mii_reg & MIIM_88E1011_PHYSTAT_LINK) && in mii_parse_88E1011_psr()
556 if (mii_reg & MIIM_88E1011_PHYSTAT_LINK) in mii_parse_88E1011_psr()
562 if (mii_reg & MIIM_88E1011_PHYSTAT_DUPLEX) in mii_parse_88E1011_psr()
588 uint mii_data = tse_mdio_read(priv, mii_reg); in mii_m88e1111s_setmode_sr()
[all …]

12345678910>>...42