/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/gca/ |
H A D | gfx_6_0_d.h | 656 #define mmGB_EDC_MODE 0x307E macro
|
H A D | gfx_7_2_d.h | 753 #define mmGB_EDC_MODE 0x307e macro
|
H A D | gfx_7_0_d.h | 740 #define mmGB_EDC_MODE 0x307e macro
|
H A D | gfx_8_1_d.h | 825 #define mmGB_EDC_MODE 0x307e macro
|
H A D | gfx_8_0_d.h | 825 #define mmGB_EDC_MODE 0x307e macro
|
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/gca/ |
H A D | gfx_6_0_d.h | 656 #define mmGB_EDC_MODE 0x307E macro
|
H A D | gfx_7_2_d.h | 753 #define mmGB_EDC_MODE 0x307e macro
|
H A D | gfx_7_0_d.h | 740 #define mmGB_EDC_MODE 0x307e macro
|
H A D | gfx_8_0_d.h | 825 #define mmGB_EDC_MODE 0x307e macro
|
H A D | gfx_8_1_d.h | 825 #define mmGB_EDC_MODE 0x307e macro
|
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/gca/ |
H A D | gfx_6_0_d.h | 656 #define mmGB_EDC_MODE 0x307E macro
|
H A D | gfx_7_0_d.h | 740 #define mmGB_EDC_MODE 0x307e macro
|
H A D | gfx_7_2_d.h | 753 #define mmGB_EDC_MODE 0x307e macro
|
H A D | gfx_8_0_d.h | 825 #define mmGB_EDC_MODE 0x307e macro
|
H A D | gfx_8_1_d.h | 825 #define mmGB_EDC_MODE 0x307e macro
|
/dports/sysutils/roct/ROCT-Thunk-Interface-9d1fb76/tests/kfdtest/include/asic_reg/ |
H A D | gfx_7_2_d.h | 753 #define mmGB_EDC_MODE 0x307e macro
|
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/ |
H A D | gfx_v8_0.c | 1547 tmp = RREG32(mmGB_EDC_MODE); in gfx_v8_0_do_edc_gpr_workarounds() 1548 WREG32(mmGB_EDC_MODE, 0); in gfx_v8_0_do_edc_gpr_workarounds() 1675 WREG32(mmGB_EDC_MODE, tmp); in gfx_v8_0_do_edc_gpr_workarounds()
|
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/ |
H A D | gfx_v8_0.c | 1547 tmp = RREG32(mmGB_EDC_MODE); in gfx_v8_0_do_edc_gpr_workarounds() 1548 WREG32(mmGB_EDC_MODE, 0); in gfx_v8_0_do_edc_gpr_workarounds() 1675 WREG32(mmGB_EDC_MODE, tmp); in gfx_v8_0_do_edc_gpr_workarounds()
|
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/ |
H A D | gfx_v8_0.c | 1547 tmp = RREG32(mmGB_EDC_MODE); in gfx_v8_0_do_edc_gpr_workarounds() 1548 WREG32(mmGB_EDC_MODE, 0); in gfx_v8_0_do_edc_gpr_workarounds() 1675 WREG32(mmGB_EDC_MODE, tmp); in gfx_v8_0_do_edc_gpr_workarounds()
|
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/gc/ |
H A D | gc_9_0_offset.h | 2492 #define mmGB_EDC_MODE … macro
|
H A D | gc_9_1_offset.h | 2769 #define mmGB_EDC_MODE … macro
|
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/gc/ |
H A D | gc_9_0_offset.h | 2492 #define mmGB_EDC_MODE … macro
|
H A D | gc_9_1_offset.h | 2769 #define mmGB_EDC_MODE … macro
|
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/gc/ |
H A D | gc_9_0_offset.h | 2492 #define mmGB_EDC_MODE … macro
|
H A D | gc_9_1_offset.h | 2769 #define mmGB_EDC_MODE … macro
|