| /dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/gmc/ |
| H A D | gmc_6_0_d.h | 927 #define mmMC_SEQ_RAS_TIMING_LP 0x0A9B macro
|
| H A D | gmc_7_1_d.h | 812 #define mmMC_SEQ_RAS_TIMING_LP 0xa9b macro
|
| H A D | gmc_8_1_d.h | 916 #define mmMC_SEQ_RAS_TIMING_LP 0xa9b macro
|
| /dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/gmc/ |
| H A D | gmc_6_0_d.h | 927 #define mmMC_SEQ_RAS_TIMING_LP 0x0A9B macro
|
| H A D | gmc_7_1_d.h | 812 #define mmMC_SEQ_RAS_TIMING_LP 0xa9b macro
|
| H A D | gmc_8_1_d.h | 916 #define mmMC_SEQ_RAS_TIMING_LP 0xa9b macro
|
| /dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/gmc/ |
| H A D | gmc_6_0_d.h | 927 #define mmMC_SEQ_RAS_TIMING_LP 0x0A9B macro
|
| H A D | gmc_7_1_d.h | 812 #define mmMC_SEQ_RAS_TIMING_LP 0xa9b macro
|
| H A D | gmc_8_1_d.h | 916 #define mmMC_SEQ_RAS_TIMING_LP 0xa9b macro
|
| /dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/pm/powerplay/smumgr/ |
| H A D | iceland_smumgr.c | 2380 *out_reg = mmMC_SEQ_RAS_TIMING_LP; in iceland_check_s0_mc_reg_index()
2616 …cgs_write_register(hwmgr->device, mmMC_SEQ_RAS_TIMING_LP, cgs_read_register(hwmgr->device, mmMC_SE… in iceland_initialize_mc_reg_table()
|
| H A D | tonga_smumgr.c | 2843 *out_reg = mmMC_SEQ_RAS_TIMING_LP; in tonga_check_s0_mc_reg_index()
3081 cgs_write_register(hwmgr->device, mmMC_SEQ_RAS_TIMING_LP, in tonga_initialize_mc_reg_table()
|
| H A D | ci_smumgr.c | 2452 *out_reg = mmMC_SEQ_RAS_TIMING_LP; in ci_check_s0_mc_reg_index()
2688 …cgs_write_register(hwmgr->device, mmMC_SEQ_RAS_TIMING_LP, cgs_read_register(hwmgr->device, mmMC_SE… in ci_initialize_mc_reg_table()
|
| H A D | fiji_smumgr.c | 2523 cgs_write_register(hwmgr->device, mmMC_SEQ_RAS_TIMING_LP, in fiji_initialize_mc_reg_table()
|
| /dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/pm/powerplay/smumgr/ |
| H A D | iceland_smumgr.c | 2380 *out_reg = mmMC_SEQ_RAS_TIMING_LP; in iceland_check_s0_mc_reg_index()
2616 …cgs_write_register(hwmgr->device, mmMC_SEQ_RAS_TIMING_LP, cgs_read_register(hwmgr->device, mmMC_SE… in iceland_initialize_mc_reg_table()
|
| H A D | ci_smumgr.c | 2452 *out_reg = mmMC_SEQ_RAS_TIMING_LP; in ci_check_s0_mc_reg_index()
2688 …cgs_write_register(hwmgr->device, mmMC_SEQ_RAS_TIMING_LP, cgs_read_register(hwmgr->device, mmMC_SE… in ci_initialize_mc_reg_table()
|
| H A D | tonga_smumgr.c | 2843 *out_reg = mmMC_SEQ_RAS_TIMING_LP; in tonga_check_s0_mc_reg_index()
3081 cgs_write_register(hwmgr->device, mmMC_SEQ_RAS_TIMING_LP, in tonga_initialize_mc_reg_table()
|
| H A D | fiji_smumgr.c | 2523 cgs_write_register(hwmgr->device, mmMC_SEQ_RAS_TIMING_LP, in fiji_initialize_mc_reg_table()
|
| /dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/pm/powerplay/smumgr/ |
| H A D | iceland_smumgr.c | 2380 *out_reg = mmMC_SEQ_RAS_TIMING_LP; in iceland_check_s0_mc_reg_index()
2616 …cgs_write_register(hwmgr->device, mmMC_SEQ_RAS_TIMING_LP, cgs_read_register(hwmgr->device, mmMC_SE… in iceland_initialize_mc_reg_table()
|
| H A D | ci_smumgr.c | 2452 *out_reg = mmMC_SEQ_RAS_TIMING_LP; in ci_check_s0_mc_reg_index()
2688 …cgs_write_register(hwmgr->device, mmMC_SEQ_RAS_TIMING_LP, cgs_read_register(hwmgr->device, mmMC_SE… in ci_initialize_mc_reg_table()
|
| H A D | tonga_smumgr.c | 2843 *out_reg = mmMC_SEQ_RAS_TIMING_LP; in tonga_check_s0_mc_reg_index()
3081 cgs_write_register(hwmgr->device, mmMC_SEQ_RAS_TIMING_LP, in tonga_initialize_mc_reg_table()
|
| H A D | fiji_smumgr.c | 2523 cgs_write_register(hwmgr->device, mmMC_SEQ_RAS_TIMING_LP, in fiji_initialize_mc_reg_table()
|