Home
last modified time | relevance | path

Searched refs:msdc50_0_parents (Results 1 – 25 of 131) sorted by relevance

123456

/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8512.c186 static const int msdc50_0_parents[] = { variable
473 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0_SEL, msdc50_0_parents,
480 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC30_1_SEL, msdc50_0_parents,
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8512.c186 static const int msdc50_0_parents[] = { variable
473 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0_SEL, msdc50_0_parents,
480 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC30_1_SEL, msdc50_0_parents,
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8512.c186 static const int msdc50_0_parents[] = { variable
473 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0_SEL, msdc50_0_parents,
480 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC30_1_SEL, msdc50_0_parents,
/dports/sysutils/u-boot-wandboard/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8512.c186 static const int msdc50_0_parents[] = { variable
473 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0_SEL, msdc50_0_parents,
480 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC30_1_SEL, msdc50_0_parents,
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8512.c186 static const int msdc50_0_parents[] = { variable
473 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0_SEL, msdc50_0_parents,
480 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC30_1_SEL, msdc50_0_parents,
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8512.c186 static const int msdc50_0_parents[] = { variable
473 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0_SEL, msdc50_0_parents,
480 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC30_1_SEL, msdc50_0_parents,
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8512.c186 static const int msdc50_0_parents[] = { variable
473 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0_SEL, msdc50_0_parents,
480 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC30_1_SEL, msdc50_0_parents,
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8512.c186 static const int msdc50_0_parents[] = { variable
473 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0_SEL, msdc50_0_parents,
480 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC30_1_SEL, msdc50_0_parents,
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8512.c186 static const int msdc50_0_parents[] = { variable
473 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0_SEL, msdc50_0_parents,
480 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC30_1_SEL, msdc50_0_parents,
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8512.c186 static const int msdc50_0_parents[] = { variable
473 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0_SEL, msdc50_0_parents,
480 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC30_1_SEL, msdc50_0_parents,
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8512.c186 static const int msdc50_0_parents[] = { variable
473 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0_SEL, msdc50_0_parents,
480 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC30_1_SEL, msdc50_0_parents,
/dports/sysutils/u-boot-sopine/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8512.c186 static const int msdc50_0_parents[] = { variable
473 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0_SEL, msdc50_0_parents,
480 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC30_1_SEL, msdc50_0_parents,
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8512.c186 static const int msdc50_0_parents[] = { variable
473 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0_SEL, msdc50_0_parents,
480 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC30_1_SEL, msdc50_0_parents,
/dports/sysutils/u-boot-rpi/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8512.c186 static const int msdc50_0_parents[] = { variable
473 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0_SEL, msdc50_0_parents,
480 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC30_1_SEL, msdc50_0_parents,
/dports/sysutils/u-boot-nanopi-neo/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8512.c186 static const int msdc50_0_parents[] = { variable
473 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0_SEL, msdc50_0_parents,
480 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC30_1_SEL, msdc50_0_parents,
/dports/sysutils/u-boot-nanopi-m1plus/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8512.c186 static const int msdc50_0_parents[] = { variable
473 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0_SEL, msdc50_0_parents,
480 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC30_1_SEL, msdc50_0_parents,
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8512.c186 static const int msdc50_0_parents[] = { variable
473 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0_SEL, msdc50_0_parents,
480 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC30_1_SEL, msdc50_0_parents,
/dports/sysutils/u-boot-nanopi-neo-air/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8512.c186 static const int msdc50_0_parents[] = { variable
473 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0_SEL, msdc50_0_parents,
480 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC30_1_SEL, msdc50_0_parents,
/dports/sysutils/u-boot-chip/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8512.c186 static const int msdc50_0_parents[] = { variable
473 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0_SEL, msdc50_0_parents,
480 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC30_1_SEL, msdc50_0_parents,
/dports/sysutils/u-boot-clearfog/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8512.c186 static const int msdc50_0_parents[] = { variable
473 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0_SEL, msdc50_0_parents,
480 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC30_1_SEL, msdc50_0_parents,
/dports/sysutils/u-boot-pandaboard/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8512.c186 static const int msdc50_0_parents[] = { variable
473 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0_SEL, msdc50_0_parents,
480 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC30_1_SEL, msdc50_0_parents,
/dports/sysutils/u-boot-orangepi-zero-plus/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8512.c186 static const int msdc50_0_parents[] = { variable
473 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0_SEL, msdc50_0_parents,
480 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC30_1_SEL, msdc50_0_parents,
/dports/sysutils/u-boot-orangepi-zero/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8512.c186 static const int msdc50_0_parents[] = { variable
473 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0_SEL, msdc50_0_parents,
480 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC30_1_SEL, msdc50_0_parents,
/dports/sysutils/u-boot-pine64/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8512.c186 static const int msdc50_0_parents[] = { variable
473 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0_SEL, msdc50_0_parents,
480 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC30_1_SEL, msdc50_0_parents,
/dports/sysutils/u-boot-pine-h64/u-boot-2021.07/drivers/clk/mediatek/
H A Dclk-mt8512.c186 static const int msdc50_0_parents[] = { variable
473 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0_SEL, msdc50_0_parents,
480 MUX_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC30_1_SEL, msdc50_0_parents,

123456