/dports/graphics/libosmesa-gallium/mesa-21.3.6/src/intel/compiler/ |
H A D | brw_nir_lower_alpha_to_coverage.c | 68 nir_iand_imm(b, nir_ushr(b, nir_imm_int(b, 0xfea80), in build_dither_mask() 69 nir_iand_imm(b, m, ~3)), in build_dither_mask() 72 nir_ssa_def *part_b = nir_iand_imm(b, m, 2); in build_dither_mask() 73 nir_ssa_def *part_c = nir_iand_imm(b, m, 1); in build_dither_mask()
|
H A D | brw_nir_lower_shader_calls.c | 157 nir_ssa_def *cull_mask = nir_iand_imm(b, call->src[2].ssa, 0xff); in lower_shader_calls_instr() 158 nir_ssa_def *sbt_offset = nir_iand_imm(b, call->src[3].ssa, 0xf); in lower_shader_calls_instr() 159 nir_ssa_def *sbt_stride = nir_iand_imm(b, call->src[4].ssa, 0xf); in lower_shader_calls_instr() 160 nir_ssa_def *miss_index = nir_iand_imm(b, call->src[5].ssa, 0xffff); in lower_shader_calls_instr()
|
/dports/lang/clover/mesa-21.3.6/src/intel/compiler/ |
H A D | brw_nir_lower_alpha_to_coverage.c | 68 nir_iand_imm(b, nir_ushr(b, nir_imm_int(b, 0xfea80), in build_dither_mask() 69 nir_iand_imm(b, m, ~3)), in build_dither_mask() 72 nir_ssa_def *part_b = nir_iand_imm(b, m, 2); in build_dither_mask() 73 nir_ssa_def *part_c = nir_iand_imm(b, m, 1); in build_dither_mask()
|
H A D | brw_nir_lower_shader_calls.c | 157 nir_ssa_def *cull_mask = nir_iand_imm(b, call->src[2].ssa, 0xff); in lower_shader_calls_instr() 158 nir_ssa_def *sbt_offset = nir_iand_imm(b, call->src[3].ssa, 0xf); in lower_shader_calls_instr() 159 nir_ssa_def *sbt_stride = nir_iand_imm(b, call->src[4].ssa, 0xf); in lower_shader_calls_instr() 160 nir_ssa_def *miss_index = nir_iand_imm(b, call->src[5].ssa, 0xffff); in lower_shader_calls_instr()
|
/dports/graphics/libosmesa/mesa-21.3.6/src/intel/compiler/ |
H A D | brw_nir_lower_alpha_to_coverage.c | 68 nir_iand_imm(b, nir_ushr(b, nir_imm_int(b, 0xfea80), in build_dither_mask() 69 nir_iand_imm(b, m, ~3)), in build_dither_mask() 72 nir_ssa_def *part_b = nir_iand_imm(b, m, 2); in build_dither_mask() 73 nir_ssa_def *part_c = nir_iand_imm(b, m, 1); in build_dither_mask()
|
H A D | brw_nir_lower_shader_calls.c | 157 nir_ssa_def *cull_mask = nir_iand_imm(b, call->src[2].ssa, 0xff); in lower_shader_calls_instr() 158 nir_ssa_def *sbt_offset = nir_iand_imm(b, call->src[3].ssa, 0xf); in lower_shader_calls_instr() 159 nir_ssa_def *sbt_stride = nir_iand_imm(b, call->src[4].ssa, 0xf); in lower_shader_calls_instr() 160 nir_ssa_def *miss_index = nir_iand_imm(b, call->src[5].ssa, 0xffff); in lower_shader_calls_instr()
|
/dports/graphics/mesa-libs/mesa-21.3.6/src/intel/compiler/ |
H A D | brw_nir_lower_alpha_to_coverage.c | 68 nir_iand_imm(b, nir_ushr(b, nir_imm_int(b, 0xfea80), in build_dither_mask() 69 nir_iand_imm(b, m, ~3)), in build_dither_mask() 72 nir_ssa_def *part_b = nir_iand_imm(b, m, 2); in build_dither_mask() 73 nir_ssa_def *part_c = nir_iand_imm(b, m, 1); in build_dither_mask()
|
H A D | brw_nir_lower_shader_calls.c | 157 nir_ssa_def *cull_mask = nir_iand_imm(b, call->src[2].ssa, 0xff); in lower_shader_calls_instr() 158 nir_ssa_def *sbt_offset = nir_iand_imm(b, call->src[3].ssa, 0xf); in lower_shader_calls_instr() 159 nir_ssa_def *sbt_stride = nir_iand_imm(b, call->src[4].ssa, 0xf); in lower_shader_calls_instr() 160 nir_ssa_def *miss_index = nir_iand_imm(b, call->src[5].ssa, 0xffff); in lower_shader_calls_instr()
|
/dports/graphics/mesa-gallium-xa/mesa-21.3.6/src/intel/compiler/ |
H A D | brw_nir_lower_alpha_to_coverage.c | 68 nir_iand_imm(b, nir_ushr(b, nir_imm_int(b, 0xfea80), in build_dither_mask() 69 nir_iand_imm(b, m, ~3)), in build_dither_mask() 72 nir_ssa_def *part_b = nir_iand_imm(b, m, 2); in build_dither_mask() 73 nir_ssa_def *part_c = nir_iand_imm(b, m, 1); in build_dither_mask()
|
H A D | brw_nir_lower_shader_calls.c | 157 nir_ssa_def *cull_mask = nir_iand_imm(b, call->src[2].ssa, 0xff); in lower_shader_calls_instr() 158 nir_ssa_def *sbt_offset = nir_iand_imm(b, call->src[3].ssa, 0xf); in lower_shader_calls_instr() 159 nir_ssa_def *sbt_stride = nir_iand_imm(b, call->src[4].ssa, 0xf); in lower_shader_calls_instr() 160 nir_ssa_def *miss_index = nir_iand_imm(b, call->src[5].ssa, 0xffff); in lower_shader_calls_instr()
|
/dports/graphics/mesa-dri-gallium/mesa-21.3.6/src/intel/compiler/ |
H A D | brw_nir_lower_alpha_to_coverage.c | 68 nir_iand_imm(b, nir_ushr(b, nir_imm_int(b, 0xfea80), in build_dither_mask() 69 nir_iand_imm(b, m, ~3)), in build_dither_mask() 72 nir_ssa_def *part_b = nir_iand_imm(b, m, 2); in build_dither_mask() 73 nir_ssa_def *part_c = nir_iand_imm(b, m, 1); in build_dither_mask()
|
H A D | brw_nir_lower_shader_calls.c | 157 nir_ssa_def *cull_mask = nir_iand_imm(b, call->src[2].ssa, 0xff); in lower_shader_calls_instr() 158 nir_ssa_def *sbt_offset = nir_iand_imm(b, call->src[3].ssa, 0xf); in lower_shader_calls_instr() 159 nir_ssa_def *sbt_stride = nir_iand_imm(b, call->src[4].ssa, 0xf); in lower_shader_calls_instr() 160 nir_ssa_def *miss_index = nir_iand_imm(b, call->src[5].ssa, 0xffff); in lower_shader_calls_instr()
|
/dports/graphics/mesa-gallium-va/mesa-21.3.6/src/intel/compiler/ |
H A D | brw_nir_lower_alpha_to_coverage.c | 68 nir_iand_imm(b, nir_ushr(b, nir_imm_int(b, 0xfea80), in build_dither_mask() 69 nir_iand_imm(b, m, ~3)), in build_dither_mask() 72 nir_ssa_def *part_b = nir_iand_imm(b, m, 2); in build_dither_mask() 73 nir_ssa_def *part_c = nir_iand_imm(b, m, 1); in build_dither_mask()
|
H A D | brw_nir_lower_shader_calls.c | 157 nir_ssa_def *cull_mask = nir_iand_imm(b, call->src[2].ssa, 0xff); in lower_shader_calls_instr() 158 nir_ssa_def *sbt_offset = nir_iand_imm(b, call->src[3].ssa, 0xf); in lower_shader_calls_instr() 159 nir_ssa_def *sbt_stride = nir_iand_imm(b, call->src[4].ssa, 0xf); in lower_shader_calls_instr() 160 nir_ssa_def *miss_index = nir_iand_imm(b, call->src[5].ssa, 0xffff); in lower_shader_calls_instr()
|
/dports/graphics/mesa-gallium-vdpau/mesa-21.3.6/src/intel/compiler/ |
H A D | brw_nir_lower_alpha_to_coverage.c | 68 nir_iand_imm(b, nir_ushr(b, nir_imm_int(b, 0xfea80), in build_dither_mask() 69 nir_iand_imm(b, m, ~3)), in build_dither_mask() 72 nir_ssa_def *part_b = nir_iand_imm(b, m, 2); in build_dither_mask() 73 nir_ssa_def *part_c = nir_iand_imm(b, m, 1); in build_dither_mask()
|
H A D | brw_nir_lower_shader_calls.c | 157 nir_ssa_def *cull_mask = nir_iand_imm(b, call->src[2].ssa, 0xff); in lower_shader_calls_instr() 158 nir_ssa_def *sbt_offset = nir_iand_imm(b, call->src[3].ssa, 0xf); in lower_shader_calls_instr() 159 nir_ssa_def *sbt_stride = nir_iand_imm(b, call->src[4].ssa, 0xf); in lower_shader_calls_instr() 160 nir_ssa_def *miss_index = nir_iand_imm(b, call->src[5].ssa, 0xffff); in lower_shader_calls_instr()
|
/dports/graphics/mesa-devel/mesa-22.0-branchpoint-2059-ge8a63cf61ec/src/intel/compiler/ |
H A D | brw_nir_lower_alpha_to_coverage.c | 68 nir_iand_imm(b, nir_ushr(b, nir_imm_int(b, 0xfea80), in build_dither_mask() 69 nir_iand_imm(b, m, ~3)), in build_dither_mask() 72 nir_ssa_def *part_b = nir_iand_imm(b, m, 2); in build_dither_mask() 73 nir_ssa_def *part_c = nir_iand_imm(b, m, 1); in build_dither_mask()
|
/dports/graphics/mesa-dri/mesa-21.3.6/src/intel/compiler/ |
H A D | brw_nir_lower_alpha_to_coverage.c | 68 nir_iand_imm(b, nir_ushr(b, nir_imm_int(b, 0xfea80), in build_dither_mask() 69 nir_iand_imm(b, m, ~3)), in build_dither_mask() 72 nir_ssa_def *part_b = nir_iand_imm(b, m, 2); in build_dither_mask() 73 nir_ssa_def *part_c = nir_iand_imm(b, m, 1); in build_dither_mask()
|
H A D | brw_nir_lower_shader_calls.c | 157 nir_ssa_def *cull_mask = nir_iand_imm(b, call->src[2].ssa, 0xff); in lower_shader_calls_instr() 158 nir_ssa_def *sbt_offset = nir_iand_imm(b, call->src[3].ssa, 0xf); in lower_shader_calls_instr() 159 nir_ssa_def *sbt_stride = nir_iand_imm(b, call->src[4].ssa, 0xf); in lower_shader_calls_instr() 160 nir_ssa_def *miss_index = nir_iand_imm(b, call->src[5].ssa, 0xffff); in lower_shader_calls_instr()
|
/dports/lang/clover/mesa-21.3.6/src/compiler/nir/ |
H A D | nir_lower_ubo_vec4.c | 131 nir_iand_imm(b, in nir_lower_ubo_vec4_lower() 146 nir_i2b(b, nir_iand_imm(b, byte_offset, 8)), in nir_lower_ubo_vec4_lower() 166 nir_iand_imm(b, in nir_lower_ubo_vec4_lower()
|
/dports/graphics/libosmesa-gallium/mesa-21.3.6/src/compiler/nir/ |
H A D | nir_lower_ubo_vec4.c | 131 nir_iand_imm(b, in nir_lower_ubo_vec4_lower() 146 nir_i2b(b, nir_iand_imm(b, byte_offset, 8)), in nir_lower_ubo_vec4_lower() 166 nir_iand_imm(b, in nir_lower_ubo_vec4_lower()
|
/dports/graphics/mesa-libs/mesa-21.3.6/src/compiler/nir/ |
H A D | nir_lower_ubo_vec4.c | 131 nir_iand_imm(b, in nir_lower_ubo_vec4_lower() 146 nir_i2b(b, nir_iand_imm(b, byte_offset, 8)), in nir_lower_ubo_vec4_lower() 166 nir_iand_imm(b, in nir_lower_ubo_vec4_lower()
|
/dports/graphics/mesa-gallium-va/mesa-21.3.6/src/compiler/nir/ |
H A D | nir_lower_ubo_vec4.c | 131 nir_iand_imm(b, in nir_lower_ubo_vec4_lower() 146 nir_i2b(b, nir_iand_imm(b, byte_offset, 8)), in nir_lower_ubo_vec4_lower() 166 nir_iand_imm(b, in nir_lower_ubo_vec4_lower()
|
/dports/graphics/mesa-dri-gallium/mesa-21.3.6/src/compiler/nir/ |
H A D | nir_lower_ubo_vec4.c | 131 nir_iand_imm(b, in nir_lower_ubo_vec4_lower() 146 nir_i2b(b, nir_iand_imm(b, byte_offset, 8)), in nir_lower_ubo_vec4_lower() 166 nir_iand_imm(b, in nir_lower_ubo_vec4_lower()
|
/dports/graphics/mesa-gallium-vdpau/mesa-21.3.6/src/compiler/nir/ |
H A D | nir_lower_ubo_vec4.c | 131 nir_iand_imm(b, in nir_lower_ubo_vec4_lower() 146 nir_i2b(b, nir_iand_imm(b, byte_offset, 8)), in nir_lower_ubo_vec4_lower() 166 nir_iand_imm(b, in nir_lower_ubo_vec4_lower()
|