Home
last modified time | relevance | path

Searched refs:reg_rtx (Results 1 – 25 of 360) sorted by relevance

12345678910>>...15

/dports/lang/gcc10/gcc-10.3.0/gcc/testsuite/gcc.dg/tree-ssa/
H A Dssa-dom-thread-17.c9 rtx reg_rtx; member
22 rld[i].reg_rtx = find_dummy_reload (out); in push_reload()
23 if (rld[i].reg_rtx == out) in push_reload()
/dports/devel/riscv64-gcc/gcc-8.3.0/gcc/testsuite/gcc.dg/tree-ssa/
H A Dssa-dom-thread-17.c9 rtx reg_rtx; member
22 rld[i].reg_rtx = find_dummy_reload (out); in push_reload()
23 if (rld[i].reg_rtx == out) in push_reload()
/dports/devel/arm-none-eabi-gcc/gcc-8.4.0/gcc/testsuite/gcc.dg/tree-ssa/
H A Dssa-dom-thread-17.c9 rtx reg_rtx; member
22 rld[i].reg_rtx = find_dummy_reload (out); in push_reload()
23 if (rld[i].reg_rtx == out) in push_reload()
/dports/devel/riscv64-none-elf-gcc/gcc-8.4.0/gcc/testsuite/gcc.dg/tree-ssa/
H A Dssa-dom-thread-17.c9 rtx reg_rtx; member
22 rld[i].reg_rtx = find_dummy_reload (out); in push_reload()
23 if (rld[i].reg_rtx == out) in push_reload()
/dports/devel/riscv32-unknown-elf-gcc/gcc-8.4.0/gcc/testsuite/gcc.dg/tree-ssa/
H A Dssa-dom-thread-17.c9 rtx reg_rtx; member
22 rld[i].reg_rtx = find_dummy_reload (out); in push_reload()
23 if (rld[i].reg_rtx == out) in push_reload()
/dports/devel/aarch64-none-elf-gcc/gcc-8.4.0/gcc/testsuite/gcc.dg/tree-ssa/
H A Dssa-dom-thread-17.c9 rtx reg_rtx; member
22 rld[i].reg_rtx = find_dummy_reload (out); in push_reload()
23 if (rld[i].reg_rtx == out) in push_reload()
/dports/lang/gcc9-aux/gcc-9.1.0/gcc/testsuite/gcc.dg/tree-ssa/
H A Dssa-dom-thread-17.c9 rtx reg_rtx; member
22 rld[i].reg_rtx = find_dummy_reload (out); in push_reload()
23 if (rld[i].reg_rtx == out) in push_reload()
/dports/lang/gcc9-devel/gcc-9-20211007/gcc/testsuite/gcc.dg/tree-ssa/
H A Dssa-dom-thread-17.c9 rtx reg_rtx; member
22 rld[i].reg_rtx = find_dummy_reload (out); in push_reload()
23 if (rld[i].reg_rtx == out) in push_reload()
/dports/lang/gcc11-devel/gcc-11-20211009/gcc/testsuite/gcc.dg/tree-ssa/
H A Dssa-dom-thread-17.c9 rtx reg_rtx; member
22 rld[i].reg_rtx = find_dummy_reload (out); in push_reload()
23 if (rld[i].reg_rtx == out) in push_reload()
/dports/lang/gcc8/gcc-8.5.0/gcc/testsuite/gcc.dg/tree-ssa/
H A Dssa-dom-thread-17.c9 rtx reg_rtx; member
22 rld[i].reg_rtx = find_dummy_reload (out); in push_reload()
23 if (rld[i].reg_rtx == out) in push_reload()
/dports/devel/avr-gcc/gcc-10.2.0/gcc/testsuite/gcc.dg/tree-ssa/
H A Dssa-dom-thread-17.c9 rtx reg_rtx; member
22 rld[i].reg_rtx = find_dummy_reload (out); in push_reload()
23 if (rld[i].reg_rtx == out) in push_reload()
/dports/lang/gcc11/gcc-11.2.0/gcc/testsuite/gcc.dg/tree-ssa/
H A Dssa-dom-thread-17.c9 rtx reg_rtx; member
22 rld[i].reg_rtx = find_dummy_reload (out); in push_reload()
23 if (rld[i].reg_rtx == out) in push_reload()
/dports/lang/gcc9/gcc-9.4.0/gcc/testsuite/gcc.dg/tree-ssa/
H A Dssa-dom-thread-17.c9 rtx reg_rtx; member
22 rld[i].reg_rtx = find_dummy_reload (out); in push_reload()
23 if (rld[i].reg_rtx == out) in push_reload()
/dports/misc/cxx_atomics_pic/gcc-11.2.0/gcc/testsuite/gcc.dg/tree-ssa/
H A Dssa-dom-thread-17.c9 rtx reg_rtx; member
22 rld[i].reg_rtx = find_dummy_reload (out); in push_reload()
23 if (rld[i].reg_rtx == out) in push_reload()
/dports/lang/gcc10-devel/gcc-10-20211008/gcc/testsuite/gcc.dg/tree-ssa/
H A Dssa-dom-thread-17.c9 rtx reg_rtx; member
22 rld[i].reg_rtx = find_dummy_reload (out); in push_reload()
23 if (rld[i].reg_rtx == out) in push_reload()
/dports/lang/gcc12-devel/gcc-12-20211205/gcc/testsuite/gcc.dg/tree-ssa/
H A Dssa-dom-thread-17.c9 rtx reg_rtx; member
22 rld[i].reg_rtx = find_dummy_reload (out); in push_reload()
23 if (rld[i].reg_rtx == out) in push_reload()
/dports/devel/tigcc/tigcc-0.96.b8_10/gnu/gcc-4.1-20060728/gcc/
H A Dreload1.c5113 rld[r].reg_rtx = 0; in failed_reload()
5345 if (rld[i].reg_rtx) in choose_reload_regs_init()
6013 rld[j].reg_rtx = 0; in choose_reload_regs()
6061 if (! rld[r].reg_rtx) in deallocate_reload_reg()
6064 rld[r].reg_rtx = 0; in deallocate_reload_reg()
6126 if (! rtx_equal_p (rld[i].reg_rtx, rld[j].reg_rtx) in merge_assigned_reloads()
6151 && rtx_equal_p (rld[i].reg_rtx, rld[j].reg_rtx) in merge_assigned_reloads()
6195 if (rld[j].reg_rtx) in merge_assigned_reloads()
6200 rld[j].reg_rtx) in merge_assigned_reloads()
6963 && rl->reg_rtx in do_input_reload()
[all …]
/dports/devel/zpu-gcc/zpu-toolchain-1.0/toolchain/gcc/gcc/
H A Dreload1.c4994 rld[r].reg_rtx = 0; in failed_reload()
5226 if (rld[i].reg_rtx) in choose_reload_regs_init()
5889 rld[j].reg_rtx = 0; in choose_reload_regs()
5938 if (! rld[r].reg_rtx) in deallocate_reload_reg()
5941 rld[r].reg_rtx = 0; in deallocate_reload_reg()
6003 if (! rtx_equal_p (rld[i].reg_rtx, rld[j].reg_rtx) in merge_assigned_reloads()
6026 && rtx_equal_p (rld[i].reg_rtx, rld[j].reg_rtx) in merge_assigned_reloads()
6069 if (rld[j].reg_rtx) in merge_assigned_reloads()
6073 && rtx_equal_p (rld[k].reg_rtx, rld[j].reg_rtx) in merge_assigned_reloads()
6832 && rl->reg_rtx in do_input_reload()
[all …]
/dports/devel/zpu-binutils/zpu-toolchain-1.0/toolchain/gcc/gcc/
H A Dreload1.c4994 rld[r].reg_rtx = 0; in failed_reload()
5226 if (rld[i].reg_rtx) in choose_reload_regs_init()
5889 rld[j].reg_rtx = 0; in choose_reload_regs()
5938 if (! rld[r].reg_rtx) in deallocate_reload_reg()
5941 rld[r].reg_rtx = 0; in deallocate_reload_reg()
6003 if (! rtx_equal_p (rld[i].reg_rtx, rld[j].reg_rtx) in merge_assigned_reloads()
6026 && rtx_equal_p (rld[i].reg_rtx, rld[j].reg_rtx) in merge_assigned_reloads()
6069 if (rld[j].reg_rtx) in merge_assigned_reloads()
6073 && rtx_equal_p (rld[k].reg_rtx, rld[j].reg_rtx) in merge_assigned_reloads()
6832 && rl->reg_rtx in do_input_reload()
[all …]
/dports/lang/gcc12-devel/gcc-12-20211205/gcc/
H A Dreload1.c6002 rld[r].reg_rtx = 0; in failed_reload()
6961 rld[j].reg_rtx = 0; in choose_reload_regs()
7758 rtx reg_rtx = rl->reg_rtx; in do_input_reload() local
7804 reg_rtx = reload_adjust_reg_for_mode (reg_rtx, mode); in do_input_reload()
7832 && reg_rtx in do_input_reload()
7846 delete_output_reload (insn, j, REGNO (reg_rtx), reg_rtx); in do_input_reload()
7862 rtx reg_rtx = rl->reg_rtx; in do_output_reload() local
7883 reg_rtx = reload_adjust_reg_for_mode (reg_rtx, mode); in do_output_reload()
7987 if (rld[j].reg_rtx && HARD_REGISTER_P (rld[j].reg_rtx)) in emit_reload_insns()
7991 for (i = REGNO (rld[j].reg_rtx); i < END_REGNO (rld[j].reg_rtx); i++) in emit_reload_insns()
[all …]
/dports/lang/gcc11-devel/gcc-11-20211009/gcc/
H A Dreload1.c6005 rld[r].reg_rtx = 0; in failed_reload()
6964 rld[j].reg_rtx = 0; in choose_reload_regs()
7761 rtx reg_rtx = rl->reg_rtx; in do_input_reload() local
7807 reg_rtx = reload_adjust_reg_for_mode (reg_rtx, mode); in do_input_reload()
7835 && reg_rtx in do_input_reload()
7849 delete_output_reload (insn, j, REGNO (reg_rtx), reg_rtx); in do_input_reload()
7865 rtx reg_rtx = rl->reg_rtx; in do_output_reload() local
7886 reg_rtx = reload_adjust_reg_for_mode (reg_rtx, mode); in do_output_reload()
7990 if (rld[j].reg_rtx && HARD_REGISTER_P (rld[j].reg_rtx)) in emit_reload_insns()
7994 for (i = REGNO (rld[j].reg_rtx); i < END_REGNO (rld[j].reg_rtx); i++) in emit_reload_insns()
[all …]
/dports/misc/cxx_atomics_pic/gcc-11.2.0/gcc/
H A Dreload1.c6005 rld[r].reg_rtx = 0; in failed_reload()
6964 rld[j].reg_rtx = 0; in choose_reload_regs()
7761 rtx reg_rtx = rl->reg_rtx; in do_input_reload() local
7807 reg_rtx = reload_adjust_reg_for_mode (reg_rtx, mode); in do_input_reload()
7835 && reg_rtx in do_input_reload()
7849 delete_output_reload (insn, j, REGNO (reg_rtx), reg_rtx); in do_input_reload()
7865 rtx reg_rtx = rl->reg_rtx; in do_output_reload() local
7886 reg_rtx = reload_adjust_reg_for_mode (reg_rtx, mode); in do_output_reload()
7990 if (rld[j].reg_rtx && HARD_REGISTER_P (rld[j].reg_rtx)) in emit_reload_insns()
7994 for (i = REGNO (rld[j].reg_rtx); i < END_REGNO (rld[j].reg_rtx); i++) in emit_reload_insns()
[all …]
/dports/lang/gcc11/gcc-11.2.0/gcc/
H A Dreload1.c6005 rld[r].reg_rtx = 0; in failed_reload()
6964 rld[j].reg_rtx = 0; in choose_reload_regs()
7761 rtx reg_rtx = rl->reg_rtx; in do_input_reload() local
7807 reg_rtx = reload_adjust_reg_for_mode (reg_rtx, mode); in do_input_reload()
7835 && reg_rtx in do_input_reload()
7849 delete_output_reload (insn, j, REGNO (reg_rtx), reg_rtx); in do_input_reload()
7865 rtx reg_rtx = rl->reg_rtx; in do_output_reload() local
7886 reg_rtx = reload_adjust_reg_for_mode (reg_rtx, mode); in do_output_reload()
7990 if (rld[j].reg_rtx && HARD_REGISTER_P (rld[j].reg_rtx)) in emit_reload_insns()
7994 for (i = REGNO (rld[j].reg_rtx); i < END_REGNO (rld[j].reg_rtx); i++) in emit_reload_insns()
[all …]
/dports/devel/aarch64-none-elf-gcc/gcc-8.4.0/gcc/
H A Dreload1.c6107 rld[r].reg_rtx = 0; in failed_reload()
7066 rld[j].reg_rtx = 0; in choose_reload_regs()
7863 rtx reg_rtx = rl->reg_rtx; in do_input_reload() local
7909 reg_rtx = reload_adjust_reg_for_mode (reg_rtx, mode); in do_input_reload()
7937 && reg_rtx in do_input_reload()
7951 delete_output_reload (insn, j, REGNO (reg_rtx), reg_rtx); in do_input_reload()
7967 rtx reg_rtx = rl->reg_rtx; in do_output_reload() local
7988 reg_rtx = reload_adjust_reg_for_mode (reg_rtx, mode); in do_output_reload()
8092 if (rld[j].reg_rtx && HARD_REGISTER_P (rld[j].reg_rtx)) in emit_reload_insns()
8096 for (i = REGNO (rld[j].reg_rtx); i < END_REGNO (rld[j].reg_rtx); i++) in emit_reload_insns()
[all …]
/dports/devel/avr-gcc/gcc-10.2.0/gcc/
H A Dreload1.c6006 rld[r].reg_rtx = 0; in failed_reload()
6965 rld[j].reg_rtx = 0; in choose_reload_regs()
7762 rtx reg_rtx = rl->reg_rtx; in do_input_reload() local
7808 reg_rtx = reload_adjust_reg_for_mode (reg_rtx, mode); in do_input_reload()
7836 && reg_rtx in do_input_reload()
7850 delete_output_reload (insn, j, REGNO (reg_rtx), reg_rtx); in do_input_reload()
7866 rtx reg_rtx = rl->reg_rtx; in do_output_reload() local
7887 reg_rtx = reload_adjust_reg_for_mode (reg_rtx, mode); in do_output_reload()
7991 if (rld[j].reg_rtx && HARD_REGISTER_P (rld[j].reg_rtx)) in emit_reload_insns()
7995 for (i = REGNO (rld[j].reg_rtx); i < END_REGNO (rld[j].reg_rtx); i++) in emit_reload_insns()
[all …]

12345678910>>...15