/dports/print/ghostscript9-agpl-base/ghostscript-9.52/base/ |
H A D | scf.h | 210 count -= rlen;\ 220 if ( data = *p++ ) { rlen -= 8; }\ 244 count -= rlen;\ 259 p += 4, rlen += 32;\ 275 p += 4, rlen += 32;\ 289 count -= rlen;\ 299 if ( rlen >= 8 ) {\ 301 for ( ; ; p += 4, rlen += 32 ) {\ 308 for ( ; ; p += 4, rlen += 32 ) {\ 314 rlen += cf_byte_run_length_0[data];\ [all …]
|
/dports/print/ghostscript9-base/ghostscript-9.06/base/ |
H A D | scf.h | 210 count -= rlen;\ 220 if ( data = *p++ ) { rlen -= 8; }\ 244 count -= rlen;\ 259 p += 4, rlen += 32;\ 275 p += 4, rlen += 32;\ 289 count -= rlen;\ 299 if ( rlen >= 8 ) {\ 301 for ( ; ; p += 4, rlen += 32 ) {\ 308 for ( ; ; p += 4, rlen += 32 ) {\ 314 rlen += cf_byte_run_length_0[data];\ [all …]
|
/dports/print/ghostscript9-agpl-x11/ghostscript-9.52/base/ |
H A D | scf.h | 210 count -= rlen;\ 220 if ( data = *p++ ) { rlen -= 8; }\ 244 count -= rlen;\ 259 p += 4, rlen += 32;\ 275 p += 4, rlen += 32;\ 289 count -= rlen;\ 299 if ( rlen >= 8 ) {\ 301 for ( ; ; p += 4, rlen += 32 ) {\ 308 for ( ; ; p += 4, rlen += 32 ) {\ 314 rlen += cf_byte_run_length_0[data];\ [all …]
|
/dports/print/ghostscript9-x11/ghostscript-9.06/base/ |
H A D | scf.h | 210 count -= rlen;\ 220 if ( data = *p++ ) { rlen -= 8; }\ 244 count -= rlen;\ 259 p += 4, rlen += 32;\ 275 p += 4, rlen += 32;\ 289 count -= rlen;\ 299 if ( rlen >= 8 ) {\ 301 for ( ; ; p += 4, rlen += 32 ) {\ 308 for ( ; ; p += 4, rlen += 32 ) {\ 314 rlen += cf_byte_run_length_0[data];\ [all …]
|
/dports/graphics/libosmesa-gallium/mesa-21.3.6/src/intel/tools/tests/gen9/ |
H A D | send.asm | 2 urb MsgDesc: 1 SIMD8 write mlen 5 rlen 0 { align1 1Q EOT }; 4 urb MsgDesc: 0 SIMD8 write mlen 9 rlen 0 { align1 1Q }; 6 urb MsgDesc: 2 SIMD8 write mlen 5 rlen 0 { align1 1Q EOT }; 10 urb MsgDesc: 1 SIMD8 write mlen 9 rlen 0 { align1 1Q EOT }; 18 urb MsgDesc: 2 SIMD8 read mlen 1 rlen 4 { align1 1Q }; 30 urb MsgDesc: 2 SIMD8 write mlen 5 rlen 0 { align1 1Q }; 32 urb MsgDesc: 1 SIMD8 write masked mlen 6 rlen 0 { align1 1Q }; 34 urb MsgDesc: 1 SIMD8 write masked mlen 5 rlen 0 { align1 1Q }; 36 urb MsgDesc: 1 SIMD8 write masked mlen 4 rlen 0 { align1 1Q }; 38 urb MsgDesc: 1 SIMD8 write masked mlen 3 rlen 0 { align1 1Q }; [all …]
|
/dports/lang/clover/mesa-21.3.6/src/intel/tools/tests/gen9/ |
H A D | send.asm | 2 urb MsgDesc: 1 SIMD8 write mlen 5 rlen 0 { align1 1Q EOT }; 4 urb MsgDesc: 0 SIMD8 write mlen 9 rlen 0 { align1 1Q }; 6 urb MsgDesc: 2 SIMD8 write mlen 5 rlen 0 { align1 1Q EOT }; 10 urb MsgDesc: 1 SIMD8 write mlen 9 rlen 0 { align1 1Q EOT }; 18 urb MsgDesc: 2 SIMD8 read mlen 1 rlen 4 { align1 1Q }; 30 urb MsgDesc: 2 SIMD8 write mlen 5 rlen 0 { align1 1Q }; 32 urb MsgDesc: 1 SIMD8 write masked mlen 6 rlen 0 { align1 1Q }; 34 urb MsgDesc: 1 SIMD8 write masked mlen 5 rlen 0 { align1 1Q }; 36 urb MsgDesc: 1 SIMD8 write masked mlen 4 rlen 0 { align1 1Q }; 38 urb MsgDesc: 1 SIMD8 write masked mlen 3 rlen 0 { align1 1Q }; [all …]
|
/dports/graphics/libosmesa/mesa-21.3.6/src/intel/tools/tests/gen9/ |
H A D | send.asm | 2 urb MsgDesc: 1 SIMD8 write mlen 5 rlen 0 { align1 1Q EOT }; 4 urb MsgDesc: 0 SIMD8 write mlen 9 rlen 0 { align1 1Q }; 6 urb MsgDesc: 2 SIMD8 write mlen 5 rlen 0 { align1 1Q EOT }; 10 urb MsgDesc: 1 SIMD8 write mlen 9 rlen 0 { align1 1Q EOT }; 18 urb MsgDesc: 2 SIMD8 read mlen 1 rlen 4 { align1 1Q }; 30 urb MsgDesc: 2 SIMD8 write mlen 5 rlen 0 { align1 1Q }; 32 urb MsgDesc: 1 SIMD8 write masked mlen 6 rlen 0 { align1 1Q }; 34 urb MsgDesc: 1 SIMD8 write masked mlen 5 rlen 0 { align1 1Q }; 36 urb MsgDesc: 1 SIMD8 write masked mlen 4 rlen 0 { align1 1Q }; 38 urb MsgDesc: 1 SIMD8 write masked mlen 3 rlen 0 { align1 1Q }; [all …]
|
/dports/graphics/mesa-libs/mesa-21.3.6/src/intel/tools/tests/gen9/ |
H A D | send.asm | 2 urb MsgDesc: 1 SIMD8 write mlen 5 rlen 0 { align1 1Q EOT }; 4 urb MsgDesc: 0 SIMD8 write mlen 9 rlen 0 { align1 1Q }; 6 urb MsgDesc: 2 SIMD8 write mlen 5 rlen 0 { align1 1Q EOT }; 10 urb MsgDesc: 1 SIMD8 write mlen 9 rlen 0 { align1 1Q EOT }; 18 urb MsgDesc: 2 SIMD8 read mlen 1 rlen 4 { align1 1Q }; 30 urb MsgDesc: 2 SIMD8 write mlen 5 rlen 0 { align1 1Q }; 32 urb MsgDesc: 1 SIMD8 write masked mlen 6 rlen 0 { align1 1Q }; 34 urb MsgDesc: 1 SIMD8 write masked mlen 5 rlen 0 { align1 1Q }; 36 urb MsgDesc: 1 SIMD8 write masked mlen 4 rlen 0 { align1 1Q }; 38 urb MsgDesc: 1 SIMD8 write masked mlen 3 rlen 0 { align1 1Q }; [all …]
|
/dports/graphics/mesa-dri-classic/mesa-20.2.3/src/intel/tools/tests/gen9/ |
H A D | send.asm | 2 urb MsgDesc: 1 SIMD8 write mlen 5 rlen 0 { align1 1Q EOT }; 4 urb MsgDesc: 0 SIMD8 write mlen 9 rlen 0 { align1 1Q }; 6 urb MsgDesc: 2 SIMD8 write mlen 5 rlen 0 { align1 1Q EOT }; 10 urb MsgDesc: 1 SIMD8 write mlen 9 rlen 0 { align1 1Q EOT }; 18 urb MsgDesc: 2 SIMD8 read mlen 1 rlen 4 { align1 1Q }; 30 urb MsgDesc: 2 SIMD8 write mlen 5 rlen 0 { align1 1Q }; 32 urb MsgDesc: 1 SIMD8 write masked mlen 6 rlen 0 { align1 1Q }; 34 urb MsgDesc: 1 SIMD8 write masked mlen 5 rlen 0 { align1 1Q }; 36 urb MsgDesc: 1 SIMD8 write masked mlen 4 rlen 0 { align1 1Q }; 38 urb MsgDesc: 1 SIMD8 write masked mlen 3 rlen 0 { align1 1Q }; [all …]
|
/dports/graphics/mesa-dri-gallium/mesa-21.3.6/src/intel/tools/tests/gen9/ |
H A D | send.asm | 2 urb MsgDesc: 1 SIMD8 write mlen 5 rlen 0 { align1 1Q EOT }; 4 urb MsgDesc: 0 SIMD8 write mlen 9 rlen 0 { align1 1Q }; 6 urb MsgDesc: 2 SIMD8 write mlen 5 rlen 0 { align1 1Q EOT }; 10 urb MsgDesc: 1 SIMD8 write mlen 9 rlen 0 { align1 1Q EOT }; 18 urb MsgDesc: 2 SIMD8 read mlen 1 rlen 4 { align1 1Q }; 30 urb MsgDesc: 2 SIMD8 write mlen 5 rlen 0 { align1 1Q }; 32 urb MsgDesc: 1 SIMD8 write masked mlen 6 rlen 0 { align1 1Q }; 34 urb MsgDesc: 1 SIMD8 write masked mlen 5 rlen 0 { align1 1Q }; 36 urb MsgDesc: 1 SIMD8 write masked mlen 4 rlen 0 { align1 1Q }; 38 urb MsgDesc: 1 SIMD8 write masked mlen 3 rlen 0 { align1 1Q }; [all …]
|
/dports/graphics/mesa-gallium-va/mesa-21.3.6/src/intel/tools/tests/gen9/ |
H A D | send.asm | 2 urb MsgDesc: 1 SIMD8 write mlen 5 rlen 0 { align1 1Q EOT }; 4 urb MsgDesc: 0 SIMD8 write mlen 9 rlen 0 { align1 1Q }; 6 urb MsgDesc: 2 SIMD8 write mlen 5 rlen 0 { align1 1Q EOT }; 10 urb MsgDesc: 1 SIMD8 write mlen 9 rlen 0 { align1 1Q EOT }; 18 urb MsgDesc: 2 SIMD8 read mlen 1 rlen 4 { align1 1Q }; 30 urb MsgDesc: 2 SIMD8 write mlen 5 rlen 0 { align1 1Q }; 32 urb MsgDesc: 1 SIMD8 write masked mlen 6 rlen 0 { align1 1Q }; 34 urb MsgDesc: 1 SIMD8 write masked mlen 5 rlen 0 { align1 1Q }; 36 urb MsgDesc: 1 SIMD8 write masked mlen 4 rlen 0 { align1 1Q }; 38 urb MsgDesc: 1 SIMD8 write masked mlen 3 rlen 0 { align1 1Q }; [all …]
|
/dports/graphics/mesa-gallium-xa/mesa-21.3.6/src/intel/tools/tests/gen9/ |
H A D | send.asm | 2 urb MsgDesc: 1 SIMD8 write mlen 5 rlen 0 { align1 1Q EOT }; 4 urb MsgDesc: 0 SIMD8 write mlen 9 rlen 0 { align1 1Q }; 6 urb MsgDesc: 2 SIMD8 write mlen 5 rlen 0 { align1 1Q EOT }; 10 urb MsgDesc: 1 SIMD8 write mlen 9 rlen 0 { align1 1Q EOT }; 18 urb MsgDesc: 2 SIMD8 read mlen 1 rlen 4 { align1 1Q }; 30 urb MsgDesc: 2 SIMD8 write mlen 5 rlen 0 { align1 1Q }; 32 urb MsgDesc: 1 SIMD8 write masked mlen 6 rlen 0 { align1 1Q }; 34 urb MsgDesc: 1 SIMD8 write masked mlen 5 rlen 0 { align1 1Q }; 36 urb MsgDesc: 1 SIMD8 write masked mlen 4 rlen 0 { align1 1Q }; 38 urb MsgDesc: 1 SIMD8 write masked mlen 3 rlen 0 { align1 1Q }; [all …]
|
/dports/graphics/mesa-gallium-vdpau/mesa-21.3.6/src/intel/tools/tests/gen9/ |
H A D | send.asm | 2 urb MsgDesc: 1 SIMD8 write mlen 5 rlen 0 { align1 1Q EOT }; 4 urb MsgDesc: 0 SIMD8 write mlen 9 rlen 0 { align1 1Q }; 6 urb MsgDesc: 2 SIMD8 write mlen 5 rlen 0 { align1 1Q EOT }; 10 urb MsgDesc: 1 SIMD8 write mlen 9 rlen 0 { align1 1Q EOT }; 18 urb MsgDesc: 2 SIMD8 read mlen 1 rlen 4 { align1 1Q }; 30 urb MsgDesc: 2 SIMD8 write mlen 5 rlen 0 { align1 1Q }; 32 urb MsgDesc: 1 SIMD8 write masked mlen 6 rlen 0 { align1 1Q }; 34 urb MsgDesc: 1 SIMD8 write masked mlen 5 rlen 0 { align1 1Q }; 36 urb MsgDesc: 1 SIMD8 write masked mlen 4 rlen 0 { align1 1Q }; 38 urb MsgDesc: 1 SIMD8 write masked mlen 3 rlen 0 { align1 1Q }; [all …]
|
/dports/graphics/mesa-devel/mesa-22.0-branchpoint-2059-ge8a63cf61ec/src/intel/tools/tests/gen9/ |
H A D | send.asm | 2 urb MsgDesc: 1 SIMD8 write mlen 5 rlen 0 { align1 1Q EOT }; 4 urb MsgDesc: 0 SIMD8 write mlen 9 rlen 0 { align1 1Q }; 6 urb MsgDesc: 2 SIMD8 write mlen 5 rlen 0 { align1 1Q EOT }; 10 urb MsgDesc: 1 SIMD8 write mlen 9 rlen 0 { align1 1Q EOT }; 18 urb MsgDesc: 2 SIMD8 read mlen 1 rlen 4 { align1 1Q }; 30 urb MsgDesc: 2 SIMD8 write mlen 5 rlen 0 { align1 1Q }; 32 urb MsgDesc: 1 SIMD8 write masked mlen 6 rlen 0 { align1 1Q }; 34 urb MsgDesc: 1 SIMD8 write masked mlen 5 rlen 0 { align1 1Q }; 36 urb MsgDesc: 1 SIMD8 write masked mlen 4 rlen 0 { align1 1Q }; 38 urb MsgDesc: 1 SIMD8 write masked mlen 3 rlen 0 { align1 1Q }; [all …]
|
/dports/graphics/mesa-dri/mesa-21.3.6/src/intel/tools/tests/gen9/ |
H A D | send.asm | 2 urb MsgDesc: 1 SIMD8 write mlen 5 rlen 0 { align1 1Q EOT }; 4 urb MsgDesc: 0 SIMD8 write mlen 9 rlen 0 { align1 1Q }; 6 urb MsgDesc: 2 SIMD8 write mlen 5 rlen 0 { align1 1Q EOT }; 10 urb MsgDesc: 1 SIMD8 write mlen 9 rlen 0 { align1 1Q EOT }; 18 urb MsgDesc: 2 SIMD8 read mlen 1 rlen 4 { align1 1Q }; 30 urb MsgDesc: 2 SIMD8 write mlen 5 rlen 0 { align1 1Q }; 32 urb MsgDesc: 1 SIMD8 write masked mlen 6 rlen 0 { align1 1Q }; 34 urb MsgDesc: 1 SIMD8 write masked mlen 5 rlen 0 { align1 1Q }; 36 urb MsgDesc: 1 SIMD8 write masked mlen 4 rlen 0 { align1 1Q }; 38 urb MsgDesc: 1 SIMD8 write masked mlen 3 rlen 0 { align1 1Q }; [all …]
|
/dports/lang/clover/mesa-21.3.6/src/intel/tools/tests/gen4.5/ |
H A D | send.asm | 2 math MsgDesc: inv mlen 1 rlen 1 { align1 compr }; 6 math MsgDesc: inv mlen 1 rlen 1 { align16 }; 18 sampler MsgDesc: (1, 0, 0, ) mlen 7 rlen 8 { align1 }; 20 sampler MsgDesc: (1, 0, 0, ) mlen 5 rlen 8 { align1 }; 24 math MsgDesc: sqrt mlen 1 rlen 1 { align16 }; 26 sampler MsgDesc: (1, 0, 2, ) mlen 3 rlen 8 { align1 }; 28 sampler MsgDesc: (1, 0, 3, ) mlen 9 rlen 8 { align1 }; 36 math MsgDesc: pow mlen 2 rlen 1 { align1 }; 38 sampler MsgDesc: (1, 0, 0, ) mlen 3 rlen 8 { align1 }; 42 sampler MsgDesc: (1, 0, 3, ) mlen 3 rlen 8 { align1 }; [all …]
|
/dports/graphics/libosmesa-gallium/mesa-21.3.6/src/intel/tools/tests/gen4.5/ |
H A D | send.asm | 2 math MsgDesc: inv mlen 1 rlen 1 { align1 compr }; 6 math MsgDesc: inv mlen 1 rlen 1 { align16 }; 18 sampler MsgDesc: (1, 0, 0, ) mlen 7 rlen 8 { align1 }; 20 sampler MsgDesc: (1, 0, 0, ) mlen 5 rlen 8 { align1 }; 24 math MsgDesc: sqrt mlen 1 rlen 1 { align16 }; 26 sampler MsgDesc: (1, 0, 2, ) mlen 3 rlen 8 { align1 }; 28 sampler MsgDesc: (1, 0, 3, ) mlen 9 rlen 8 { align1 }; 36 math MsgDesc: pow mlen 2 rlen 1 { align1 }; 38 sampler MsgDesc: (1, 0, 0, ) mlen 3 rlen 8 { align1 }; 42 sampler MsgDesc: (1, 0, 3, ) mlen 3 rlen 8 { align1 }; [all …]
|
/dports/graphics/libosmesa/mesa-21.3.6/src/intel/tools/tests/gen4.5/ |
H A D | send.asm | 2 math MsgDesc: inv mlen 1 rlen 1 { align1 compr }; 6 math MsgDesc: inv mlen 1 rlen 1 { align16 }; 18 sampler MsgDesc: (1, 0, 0, ) mlen 7 rlen 8 { align1 }; 20 sampler MsgDesc: (1, 0, 0, ) mlen 5 rlen 8 { align1 }; 24 math MsgDesc: sqrt mlen 1 rlen 1 { align16 }; 26 sampler MsgDesc: (1, 0, 2, ) mlen 3 rlen 8 { align1 }; 28 sampler MsgDesc: (1, 0, 3, ) mlen 9 rlen 8 { align1 }; 36 math MsgDesc: pow mlen 2 rlen 1 { align1 }; 38 sampler MsgDesc: (1, 0, 0, ) mlen 3 rlen 8 { align1 }; 42 sampler MsgDesc: (1, 0, 3, ) mlen 3 rlen 8 { align1 }; [all …]
|
/dports/graphics/mesa-gallium-xa/mesa-21.3.6/src/intel/tools/tests/gen4.5/ |
H A D | send.asm | 2 math MsgDesc: inv mlen 1 rlen 1 { align1 compr }; 6 math MsgDesc: inv mlen 1 rlen 1 { align16 }; 18 sampler MsgDesc: (1, 0, 0, ) mlen 7 rlen 8 { align1 }; 20 sampler MsgDesc: (1, 0, 0, ) mlen 5 rlen 8 { align1 }; 24 math MsgDesc: sqrt mlen 1 rlen 1 { align16 }; 26 sampler MsgDesc: (1, 0, 2, ) mlen 3 rlen 8 { align1 }; 28 sampler MsgDesc: (1, 0, 3, ) mlen 9 rlen 8 { align1 }; 36 math MsgDesc: pow mlen 2 rlen 1 { align1 }; 38 sampler MsgDesc: (1, 0, 0, ) mlen 3 rlen 8 { align1 }; 42 sampler MsgDesc: (1, 0, 3, ) mlen 3 rlen 8 { align1 }; [all …]
|
/dports/graphics/mesa-libs/mesa-21.3.6/src/intel/tools/tests/gen4.5/ |
H A D | send.asm | 2 math MsgDesc: inv mlen 1 rlen 1 { align1 compr }; 6 math MsgDesc: inv mlen 1 rlen 1 { align16 }; 18 sampler MsgDesc: (1, 0, 0, ) mlen 7 rlen 8 { align1 }; 20 sampler MsgDesc: (1, 0, 0, ) mlen 5 rlen 8 { align1 }; 24 math MsgDesc: sqrt mlen 1 rlen 1 { align16 }; 26 sampler MsgDesc: (1, 0, 2, ) mlen 3 rlen 8 { align1 }; 28 sampler MsgDesc: (1, 0, 3, ) mlen 9 rlen 8 { align1 }; 36 math MsgDesc: pow mlen 2 rlen 1 { align1 }; 38 sampler MsgDesc: (1, 0, 0, ) mlen 3 rlen 8 { align1 }; 42 sampler MsgDesc: (1, 0, 3, ) mlen 3 rlen 8 { align1 }; [all …]
|
/dports/graphics/mesa-dri-classic/mesa-20.2.3/src/intel/tools/tests/gen4.5/ |
H A D | send.asm | 2 math MsgDesc: inv mlen 1 rlen 1 { align1 compr }; 6 math MsgDesc: inv mlen 1 rlen 1 { align16 }; 18 sampler MsgDesc: (1, 0, 0, ) mlen 7 rlen 8 { align1 }; 20 sampler MsgDesc: (1, 0, 0, ) mlen 5 rlen 8 { align1 }; 24 math MsgDesc: sqrt mlen 1 rlen 1 { align16 }; 26 sampler MsgDesc: (1, 0, 2, ) mlen 3 rlen 8 { align1 }; 28 sampler MsgDesc: (1, 0, 3, ) mlen 9 rlen 8 { align1 }; 36 math MsgDesc: pow mlen 2 rlen 1 { align1 }; 38 sampler MsgDesc: (1, 0, 0, ) mlen 3 rlen 8 { align1 }; 42 sampler MsgDesc: (1, 0, 3, ) mlen 3 rlen 8 { align1 }; [all …]
|
/dports/graphics/mesa-dri-gallium/mesa-21.3.6/src/intel/tools/tests/gen4.5/ |
H A D | send.asm | 2 math MsgDesc: inv mlen 1 rlen 1 { align1 compr }; 6 math MsgDesc: inv mlen 1 rlen 1 { align16 }; 18 sampler MsgDesc: (1, 0, 0, ) mlen 7 rlen 8 { align1 }; 20 sampler MsgDesc: (1, 0, 0, ) mlen 5 rlen 8 { align1 }; 24 math MsgDesc: sqrt mlen 1 rlen 1 { align16 }; 26 sampler MsgDesc: (1, 0, 2, ) mlen 3 rlen 8 { align1 }; 28 sampler MsgDesc: (1, 0, 3, ) mlen 9 rlen 8 { align1 }; 36 math MsgDesc: pow mlen 2 rlen 1 { align1 }; 38 sampler MsgDesc: (1, 0, 0, ) mlen 3 rlen 8 { align1 }; 42 sampler MsgDesc: (1, 0, 3, ) mlen 3 rlen 8 { align1 }; [all …]
|
/dports/graphics/mesa-gallium-va/mesa-21.3.6/src/intel/tools/tests/gen4.5/ |
H A D | send.asm | 2 math MsgDesc: inv mlen 1 rlen 1 { align1 compr }; 6 math MsgDesc: inv mlen 1 rlen 1 { align16 }; 18 sampler MsgDesc: (1, 0, 0, ) mlen 7 rlen 8 { align1 }; 20 sampler MsgDesc: (1, 0, 0, ) mlen 5 rlen 8 { align1 }; 24 math MsgDesc: sqrt mlen 1 rlen 1 { align16 }; 26 sampler MsgDesc: (1, 0, 2, ) mlen 3 rlen 8 { align1 }; 28 sampler MsgDesc: (1, 0, 3, ) mlen 9 rlen 8 { align1 }; 36 math MsgDesc: pow mlen 2 rlen 1 { align1 }; 38 sampler MsgDesc: (1, 0, 0, ) mlen 3 rlen 8 { align1 }; 42 sampler MsgDesc: (1, 0, 3, ) mlen 3 rlen 8 { align1 }; [all …]
|
/dports/graphics/mesa-gallium-vdpau/mesa-21.3.6/src/intel/tools/tests/gen4.5/ |
H A D | send.asm | 2 math MsgDesc: inv mlen 1 rlen 1 { align1 compr }; 6 math MsgDesc: inv mlen 1 rlen 1 { align16 }; 18 sampler MsgDesc: (1, 0, 0, ) mlen 7 rlen 8 { align1 }; 20 sampler MsgDesc: (1, 0, 0, ) mlen 5 rlen 8 { align1 }; 24 math MsgDesc: sqrt mlen 1 rlen 1 { align16 }; 26 sampler MsgDesc: (1, 0, 2, ) mlen 3 rlen 8 { align1 }; 28 sampler MsgDesc: (1, 0, 3, ) mlen 9 rlen 8 { align1 }; 36 math MsgDesc: pow mlen 2 rlen 1 { align1 }; 38 sampler MsgDesc: (1, 0, 0, ) mlen 3 rlen 8 { align1 }; 42 sampler MsgDesc: (1, 0, 3, ) mlen 3 rlen 8 { align1 }; [all …]
|
/dports/graphics/mesa-devel/mesa-22.0-branchpoint-2059-ge8a63cf61ec/src/intel/tools/tests/gen4.5/ |
H A D | send.asm | 2 math MsgDesc: inv mlen 1 rlen 1 { align1 compr }; 6 math MsgDesc: inv mlen 1 rlen 1 { align16 }; 18 sampler MsgDesc: (1, 0, 0, ) mlen 7 rlen 8 { align1 }; 20 sampler MsgDesc: (1, 0, 0, ) mlen 5 rlen 8 { align1 }; 24 math MsgDesc: sqrt mlen 1 rlen 1 { align16 }; 26 sampler MsgDesc: (1, 0, 2, ) mlen 3 rlen 8 { align1 }; 28 sampler MsgDesc: (1, 0, 3, ) mlen 9 rlen 8 { align1 }; 36 math MsgDesc: pow mlen 2 rlen 1 { align1 }; 38 sampler MsgDesc: (1, 0, 0, ) mlen 3 rlen 8 { align1 }; 42 sampler MsgDesc: (1, 0, 3, ) mlen 3 rlen 8 { align1 }; [all …]
|