Home
last modified time | relevance | path

Searched refs:rst_d4 (Results 1 – 1 of 1) sorted by relevance

/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp2/models/
H A DFIFO_GENERATOR_V6_1.v1027 reg rst_d4 = 1'b0; register
1041 rst_d4 <= 1'b0;
1047 rst_d4 <= #`TCQ 1'b0;
1052 rst_d4 <= #`TCQ rst_d3;
1057 assign rst_full_gen_i = rst_d4;