Home
last modified time | relevance | path

Searched refs:scratch_regs (Results 1 – 25 of 70) sorted by relevance

123

/dports/math/libpgmath/flang-d07daf3/tools/flang2/flang2exe/aarch64-Linux/
H A Dmachreg.h23 extern const int scratch_regs[];
201 #define ARG_IR(i) (scratch_regs[i]) /* initialized in machreg.c */
/dports/math/libpgmath/flang-d07daf3/tools/flang2/flang2exe/ppc64le-Linux/
H A Dmachreg.h23 extern const int scratch_regs[];
201 #define ARG_IR(i) (scratch_regs[i]) /* initialized in machreg.c */
/dports/math/libpgmath/flang-d07daf3/tools/flang2/flang2exe/x86_64-Linux/
H A Dmachreg.h23 extern const int scratch_regs[];
/dports/math/libpgmath/flang-d07daf3/tools/flang2/flang2exe/
H A Dmachreg.cpp67 const int scratch_regs[3] = {IR_RAX, IR_RCX, IR_RDX}; variable
/dports/devel/aarch64-none-elf-gcc/gcc-8.4.0/gcc/config/frv/
H A Dfrv.c220 rtx scratch_regs[FIRST_PSEUDO_REGISTER]; member
5259 frv_ifcvt.scratch_regs[j] = NULL_RTX; in frv_ifcvt_modify_tests()
5698 if (rtx_equal_p (SET_SRC (frv_ifcvt.scratch_regs[i]), value)) in frv_ifcvt_load_value()
5699 return SET_DEST (frv_ifcvt.scratch_regs[i]); in frv_ifcvt_load_value()
5723 frv_ifcvt.scratch_regs[num_alloc] = gen_rtx_SET (reg, value); in frv_ifcvt_load_value()
6145 rtx insn = emit_insn_before (frv_ifcvt.scratch_regs[i], existing_insn); in frv_ifcvt_modify_final()
6149 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_final()
6180 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_cancel()
/dports/lang/gcc9/gcc-9.4.0/gcc/config/frv/
H A Dfrv.c220 rtx scratch_regs[FIRST_PSEUDO_REGISTER]; member
5262 frv_ifcvt.scratch_regs[j] = NULL_RTX; in frv_ifcvt_modify_tests()
5701 if (rtx_equal_p (SET_SRC (frv_ifcvt.scratch_regs[i]), value)) in frv_ifcvt_load_value()
5702 return SET_DEST (frv_ifcvt.scratch_regs[i]); in frv_ifcvt_load_value()
5726 frv_ifcvt.scratch_regs[num_alloc] = gen_rtx_SET (reg, value); in frv_ifcvt_load_value()
6148 rtx_insn *insn = emit_insn_before (frv_ifcvt.scratch_regs[i], existing_insn); in frv_ifcvt_modify_final()
6152 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_final()
6183 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_cancel()
/dports/devel/arm-none-eabi-gcc/gcc-8.4.0/gcc/config/frv/
H A Dfrv.c220 rtx scratch_regs[FIRST_PSEUDO_REGISTER]; member
5259 frv_ifcvt.scratch_regs[j] = NULL_RTX; in frv_ifcvt_modify_tests()
5698 if (rtx_equal_p (SET_SRC (frv_ifcvt.scratch_regs[i]), value)) in frv_ifcvt_load_value()
5699 return SET_DEST (frv_ifcvt.scratch_regs[i]); in frv_ifcvt_load_value()
5723 frv_ifcvt.scratch_regs[num_alloc] = gen_rtx_SET (reg, value); in frv_ifcvt_load_value()
6145 rtx insn = emit_insn_before (frv_ifcvt.scratch_regs[i], existing_insn); in frv_ifcvt_modify_final()
6149 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_final()
6180 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_cancel()
/dports/devel/avr-gcc/gcc-10.2.0/gcc/config/frv/
H A Dfrv.c221 rtx scratch_regs[FIRST_PSEUDO_REGISTER]; member
5235 frv_ifcvt.scratch_regs[j] = NULL_RTX; in frv_ifcvt_modify_tests()
5673 if (rtx_equal_p (SET_SRC (frv_ifcvt.scratch_regs[i]), value)) in frv_ifcvt_load_value()
5674 return SET_DEST (frv_ifcvt.scratch_regs[i]); in frv_ifcvt_load_value()
5698 frv_ifcvt.scratch_regs[num_alloc] = gen_rtx_SET (reg, value); in frv_ifcvt_load_value()
6120 rtx_insn *insn = emit_insn_before (frv_ifcvt.scratch_regs[i], existing_insn); in frv_ifcvt_modify_final()
6124 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_final()
6155 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_cancel()
/dports/lang/gcc11-devel/gcc-11-20211009/gcc/config/frv/
H A Dfrv.c221 rtx scratch_regs[FIRST_PSEUDO_REGISTER]; member
5235 frv_ifcvt.scratch_regs[j] = NULL_RTX; in frv_ifcvt_modify_tests()
5673 if (rtx_equal_p (SET_SRC (frv_ifcvt.scratch_regs[i]), value)) in frv_ifcvt_load_value()
5674 return SET_DEST (frv_ifcvt.scratch_regs[i]); in frv_ifcvt_load_value()
5698 frv_ifcvt.scratch_regs[num_alloc] = gen_rtx_SET (reg, value); in frv_ifcvt_load_value()
6120 rtx_insn *insn = emit_insn_before (frv_ifcvt.scratch_regs[i], existing_insn); in frv_ifcvt_modify_final()
6124 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_final()
6155 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_cancel()
/dports/lang/gcc10-devel/gcc-10-20211008/gcc/config/frv/
H A Dfrv.c221 rtx scratch_regs[FIRST_PSEUDO_REGISTER]; member
5235 frv_ifcvt.scratch_regs[j] = NULL_RTX; in frv_ifcvt_modify_tests()
5673 if (rtx_equal_p (SET_SRC (frv_ifcvt.scratch_regs[i]), value)) in frv_ifcvt_load_value()
5674 return SET_DEST (frv_ifcvt.scratch_regs[i]); in frv_ifcvt_load_value()
5698 frv_ifcvt.scratch_regs[num_alloc] = gen_rtx_SET (reg, value); in frv_ifcvt_load_value()
6120 rtx_insn *insn = emit_insn_before (frv_ifcvt.scratch_regs[i], existing_insn); in frv_ifcvt_modify_final()
6124 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_final()
6155 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_cancel()
/dports/lang/gcc12-devel/gcc-12-20211205/gcc/config/frv/
H A Dfrv.c222 rtx scratch_regs[FIRST_PSEUDO_REGISTER]; member
5224 frv_ifcvt.scratch_regs[j] = NULL_RTX; in frv_ifcvt_modify_tests()
5662 if (rtx_equal_p (SET_SRC (frv_ifcvt.scratch_regs[i]), value)) in frv_ifcvt_load_value()
5663 return SET_DEST (frv_ifcvt.scratch_regs[i]); in frv_ifcvt_load_value()
5687 frv_ifcvt.scratch_regs[num_alloc] = gen_rtx_SET (reg, value); in frv_ifcvt_load_value()
6109 rtx_insn *insn = emit_insn_before (frv_ifcvt.scratch_regs[i], existing_insn); in frv_ifcvt_modify_final()
6113 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_final()
6144 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_cancel()
/dports/devel/riscv32-unknown-elf-gcc/gcc-8.4.0/gcc/config/frv/
H A Dfrv.c220 rtx scratch_regs[FIRST_PSEUDO_REGISTER]; member
5259 frv_ifcvt.scratch_regs[j] = NULL_RTX; in frv_ifcvt_modify_tests()
5698 if (rtx_equal_p (SET_SRC (frv_ifcvt.scratch_regs[i]), value)) in frv_ifcvt_load_value()
5699 return SET_DEST (frv_ifcvt.scratch_regs[i]); in frv_ifcvt_load_value()
5723 frv_ifcvt.scratch_regs[num_alloc] = gen_rtx_SET (reg, value); in frv_ifcvt_load_value()
6145 rtx insn = emit_insn_before (frv_ifcvt.scratch_regs[i], existing_insn); in frv_ifcvt_modify_final()
6149 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_final()
6180 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_cancel()
/dports/devel/zpu-gcc/zpu-toolchain-1.0/toolchain/gcc/gcc/config/frv/
H A Dfrv.c137 rtx scratch_regs[FIRST_PSEUDO_REGISTER]; member
6363 frv_ifcvt.scratch_regs[j] = NULL_RTX; in frv_ifcvt_modify_tests()
6800 if (rtx_equal_p (SET_SRC (frv_ifcvt.scratch_regs[i]), value)) in frv_ifcvt_load_value()
6801 return SET_DEST (frv_ifcvt.scratch_regs[i]); in frv_ifcvt_load_value()
6825 frv_ifcvt.scratch_regs[num_alloc] = gen_rtx_SET (VOIDmode, reg, value); in frv_ifcvt_load_value()
7250 rtx insn = emit_insn_before (frv_ifcvt.scratch_regs[i], existing_insn); in frv_ifcvt_modify_final()
7254 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_final()
7285 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_cancel()
/dports/lang/gcc11/gcc-11.2.0/gcc/config/frv/
H A Dfrv.c221 rtx scratch_regs[FIRST_PSEUDO_REGISTER]; member
5235 frv_ifcvt.scratch_regs[j] = NULL_RTX; in frv_ifcvt_modify_tests()
5673 if (rtx_equal_p (SET_SRC (frv_ifcvt.scratch_regs[i]), value)) in frv_ifcvt_load_value()
5674 return SET_DEST (frv_ifcvt.scratch_regs[i]); in frv_ifcvt_load_value()
5698 frv_ifcvt.scratch_regs[num_alloc] = gen_rtx_SET (reg, value); in frv_ifcvt_load_value()
6120 rtx_insn *insn = emit_insn_before (frv_ifcvt.scratch_regs[i], existing_insn); in frv_ifcvt_modify_final()
6124 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_final()
6155 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_cancel()
/dports/devel/riscv64-none-elf-gcc/gcc-8.4.0/gcc/config/frv/
H A Dfrv.c220 rtx scratch_regs[FIRST_PSEUDO_REGISTER]; member
5259 frv_ifcvt.scratch_regs[j] = NULL_RTX; in frv_ifcvt_modify_tests()
5698 if (rtx_equal_p (SET_SRC (frv_ifcvt.scratch_regs[i]), value)) in frv_ifcvt_load_value()
5699 return SET_DEST (frv_ifcvt.scratch_regs[i]); in frv_ifcvt_load_value()
5723 frv_ifcvt.scratch_regs[num_alloc] = gen_rtx_SET (reg, value); in frv_ifcvt_load_value()
6145 rtx insn = emit_insn_before (frv_ifcvt.scratch_regs[i], existing_insn); in frv_ifcvt_modify_final()
6149 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_final()
6180 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_cancel()
/dports/devel/riscv64-gcc/gcc-8.3.0/gcc/config/frv/
H A Dfrv.c220 rtx scratch_regs[FIRST_PSEUDO_REGISTER]; member
5259 frv_ifcvt.scratch_regs[j] = NULL_RTX; in frv_ifcvt_modify_tests()
5698 if (rtx_equal_p (SET_SRC (frv_ifcvt.scratch_regs[i]), value)) in frv_ifcvt_load_value()
5699 return SET_DEST (frv_ifcvt.scratch_regs[i]); in frv_ifcvt_load_value()
5723 frv_ifcvt.scratch_regs[num_alloc] = gen_rtx_SET (reg, value); in frv_ifcvt_load_value()
6145 rtx insn = emit_insn_before (frv_ifcvt.scratch_regs[i], existing_insn); in frv_ifcvt_modify_final()
6149 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_final()
6180 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_cancel()
/dports/misc/cxx_atomics_pic/gcc-11.2.0/gcc/config/frv/
H A Dfrv.c221 rtx scratch_regs[FIRST_PSEUDO_REGISTER]; member
5235 frv_ifcvt.scratch_regs[j] = NULL_RTX; in frv_ifcvt_modify_tests()
5673 if (rtx_equal_p (SET_SRC (frv_ifcvt.scratch_regs[i]), value)) in frv_ifcvt_load_value()
5674 return SET_DEST (frv_ifcvt.scratch_regs[i]); in frv_ifcvt_load_value()
5698 frv_ifcvt.scratch_regs[num_alloc] = gen_rtx_SET (reg, value); in frv_ifcvt_load_value()
6120 rtx_insn *insn = emit_insn_before (frv_ifcvt.scratch_regs[i], existing_insn); in frv_ifcvt_modify_final()
6124 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_final()
6155 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_cancel()
/dports/lang/gcc10/gcc-10.3.0/gcc/config/frv/
H A Dfrv.c221 rtx scratch_regs[FIRST_PSEUDO_REGISTER]; member
5235 frv_ifcvt.scratch_regs[j] = NULL_RTX; in frv_ifcvt_modify_tests()
5673 if (rtx_equal_p (SET_SRC (frv_ifcvt.scratch_regs[i]), value)) in frv_ifcvt_load_value()
5674 return SET_DEST (frv_ifcvt.scratch_regs[i]); in frv_ifcvt_load_value()
5698 frv_ifcvt.scratch_regs[num_alloc] = gen_rtx_SET (reg, value); in frv_ifcvt_load_value()
6120 rtx_insn *insn = emit_insn_before (frv_ifcvt.scratch_regs[i], existing_insn); in frv_ifcvt_modify_final()
6124 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_final()
6155 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_cancel()
/dports/lang/gcc9-devel/gcc-9-20211007/gcc/config/frv/
H A Dfrv.c220 rtx scratch_regs[FIRST_PSEUDO_REGISTER]; member
5262 frv_ifcvt.scratch_regs[j] = NULL_RTX; in frv_ifcvt_modify_tests()
5701 if (rtx_equal_p (SET_SRC (frv_ifcvt.scratch_regs[i]), value)) in frv_ifcvt_load_value()
5702 return SET_DEST (frv_ifcvt.scratch_regs[i]); in frv_ifcvt_load_value()
5726 frv_ifcvt.scratch_regs[num_alloc] = gen_rtx_SET (reg, value); in frv_ifcvt_load_value()
6148 rtx_insn *insn = emit_insn_before (frv_ifcvt.scratch_regs[i], existing_insn); in frv_ifcvt_modify_final()
6152 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_final()
6183 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_cancel()
/dports/lang/gcc8/gcc-8.5.0/gcc/config/frv/
H A Dfrv.c220 rtx scratch_regs[FIRST_PSEUDO_REGISTER]; member
5259 frv_ifcvt.scratch_regs[j] = NULL_RTX; in frv_ifcvt_modify_tests()
5698 if (rtx_equal_p (SET_SRC (frv_ifcvt.scratch_regs[i]), value)) in frv_ifcvt_load_value()
5699 return SET_DEST (frv_ifcvt.scratch_regs[i]); in frv_ifcvt_load_value()
5723 frv_ifcvt.scratch_regs[num_alloc] = gen_rtx_SET (reg, value); in frv_ifcvt_load_value()
6145 rtx insn = emit_insn_before (frv_ifcvt.scratch_regs[i], existing_insn); in frv_ifcvt_modify_final()
6149 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_final()
6180 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_cancel()
/dports/devel/tigcc/tigcc-0.96.b8_10/gnu/gcc-4.1-20060728/gcc/config/frv/
H A Dfrv.c224 rtx scratch_regs[FIRST_PSEUDO_REGISTER]; member
5312 frv_ifcvt.scratch_regs[j] = NULL_RTX; in frv_ifcvt_modify_tests()
5749 if (rtx_equal_p (SET_SRC (frv_ifcvt.scratch_regs[i]), value)) in frv_ifcvt_load_value()
5750 return SET_DEST (frv_ifcvt.scratch_regs[i]); in frv_ifcvt_load_value()
5774 frv_ifcvt.scratch_regs[num_alloc] = gen_rtx_SET (VOIDmode, reg, value); in frv_ifcvt_load_value()
6199 rtx insn = emit_insn_before (frv_ifcvt.scratch_regs[i], existing_insn); in frv_ifcvt_modify_final()
6203 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_final()
6234 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_cancel()
/dports/devel/zpu-binutils/zpu-toolchain-1.0/toolchain/gcc/gcc/config/frv/
H A Dfrv.c137 rtx scratch_regs[FIRST_PSEUDO_REGISTER];
6363 frv_ifcvt.scratch_regs[j] = NULL_RTX;
6800 if (rtx_equal_p (SET_SRC (frv_ifcvt.scratch_regs[i]), value))
6801 return SET_DEST (frv_ifcvt.scratch_regs[i]);
6825 frv_ifcvt.scratch_regs[num_alloc] = gen_rtx_SET (VOIDmode, reg, value);
7250 rtx insn = emit_insn_before (frv_ifcvt.scratch_regs[i], existing_insn);
7254 frv_ifcvt.scratch_regs[i] = NULL_RTX;
7285 frv_ifcvt.scratch_regs[i] = NULL_RTX;
/dports/lang/gcc9-aux/gcc-9.1.0/gcc/config/frv/
H A Dfrv.c220 rtx scratch_regs[FIRST_PSEUDO_REGISTER]; member
5262 frv_ifcvt.scratch_regs[j] = NULL_RTX; in frv_ifcvt_modify_tests()
5701 if (rtx_equal_p (SET_SRC (frv_ifcvt.scratch_regs[i]), value)) in frv_ifcvt_load_value()
5702 return SET_DEST (frv_ifcvt.scratch_regs[i]); in frv_ifcvt_load_value()
5726 frv_ifcvt.scratch_regs[num_alloc] = gen_rtx_SET (reg, value); in frv_ifcvt_load_value()
6148 rtx_insn *insn = emit_insn_before (frv_ifcvt.scratch_regs[i], existing_insn); in frv_ifcvt_modify_final()
6152 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_final()
6183 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_cancel()
/dports/devel/arm-none-eabi-gcc492/gcc-4.9.2/gcc/config/frv/
H A Dfrv.c221 rtx scratch_regs[FIRST_PSEUDO_REGISTER]; member
5344 frv_ifcvt.scratch_regs[j] = NULL_RTX; in frv_ifcvt_modify_tests()
5781 if (rtx_equal_p (SET_SRC (frv_ifcvt.scratch_regs[i]), value)) in frv_ifcvt_load_value()
5782 return SET_DEST (frv_ifcvt.scratch_regs[i]); in frv_ifcvt_load_value()
5806 frv_ifcvt.scratch_regs[num_alloc] = gen_rtx_SET (VOIDmode, reg, value); in frv_ifcvt_load_value()
6229 rtx insn = emit_insn_before (frv_ifcvt.scratch_regs[i], existing_insn); in frv_ifcvt_modify_final()
6233 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_final()
6264 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_cancel()
/dports/lang/gnat_util/gcc-6-20180516/gcc/config/frv/
H A Dfrv.c218 rtx scratch_regs[FIRST_PSEUDO_REGISTER]; member
5273 frv_ifcvt.scratch_regs[j] = NULL_RTX; in frv_ifcvt_modify_tests()
5712 if (rtx_equal_p (SET_SRC (frv_ifcvt.scratch_regs[i]), value)) in frv_ifcvt_load_value()
5713 return SET_DEST (frv_ifcvt.scratch_regs[i]); in frv_ifcvt_load_value()
5737 frv_ifcvt.scratch_regs[num_alloc] = gen_rtx_SET (reg, value); in frv_ifcvt_load_value()
6159 rtx insn = emit_insn_before (frv_ifcvt.scratch_regs[i], existing_insn); in frv_ifcvt_modify_final()
6163 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_final()
6194 frv_ifcvt.scratch_regs[i] = NULL_RTX; in frv_ifcvt_modify_cancel()

123