Home
last modified time | relevance | path

Searched refs:set_rate_and_parent (Results 1 – 25 of 33) sorted by relevance

12

/dports/multimedia/libv4l/linux-5.13-rc2/drivers/clk/ti/
H A Ddpll.c39 .set_rate_and_parent = &omap3_noncore_dpll_set_rate_and_parent,
64 .set_rate_and_parent = &omap3_noncore_dpll_set_rate_and_parent,
77 .set_rate_and_parent = &omap3_noncore_dpll_set_rate_and_parent,
118 .set_rate_and_parent = &omap3_noncore_dpll_set_rate_and_parent,
130 .set_rate_and_parent = &omap3_noncore_dpll_set_rate_and_parent,
142 .set_rate_and_parent = &omap3_dpll4_set_rate_and_parent,
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/clk/ti/
H A Ddpll.c39 .set_rate_and_parent = &omap3_noncore_dpll_set_rate_and_parent,
64 .set_rate_and_parent = &omap3_noncore_dpll_set_rate_and_parent,
77 .set_rate_and_parent = &omap3_noncore_dpll_set_rate_and_parent,
118 .set_rate_and_parent = &omap3_noncore_dpll_set_rate_and_parent,
130 .set_rate_and_parent = &omap3_noncore_dpll_set_rate_and_parent,
142 .set_rate_and_parent = &omap3_dpll4_set_rate_and_parent,
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/clk/ti/
H A Ddpll.c39 .set_rate_and_parent = &omap3_noncore_dpll_set_rate_and_parent,
64 .set_rate_and_parent = &omap3_noncore_dpll_set_rate_and_parent,
77 .set_rate_and_parent = &omap3_noncore_dpll_set_rate_and_parent,
118 .set_rate_and_parent = &omap3_noncore_dpll_set_rate_and_parent,
130 .set_rate_and_parent = &omap3_noncore_dpll_set_rate_and_parent,
142 .set_rate_and_parent = &omap3_dpll4_set_rate_and_parent,
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/clk/qcom/
H A Dclk-rcg2.c367 .set_rate_and_parent = clk_rcg2_set_rate_and_parent,
378 .set_rate_and_parent = clk_rcg2_set_floor_rate_and_parent,
504 .set_rate_and_parent = clk_edp_pixel_set_rate_and_parent,
562 .set_rate_and_parent = clk_byte_set_rate_and_parent,
632 .set_rate_and_parent = clk_byte2_set_rate_and_parent,
722 .set_rate_and_parent = clk_pixel_set_rate_and_parent,
827 .set_rate_and_parent = clk_gfx3d_set_rate_and_parent,
966 .set_rate_and_parent = clk_rcg2_shared_set_rate_and_parent,
1228 .set_rate_and_parent = clk_rcg2_dp_set_rate_and_parent,
H A Dclk-rcg.c838 .set_rate_and_parent = clk_rcg_bypass2_set_rate_and_parent,
850 .set_rate_and_parent = clk_rcg_pixel_set_rate_and_parent,
862 .set_rate_and_parent = clk_rcg_esc_set_rate_and_parent,
886 .set_rate_and_parent = clk_dyn_rcg_set_rate_and_parent,
H A Dclk-regmap-mux-div.c227 .set_rate_and_parent = mux_div_set_rate_and_parent,
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/clk/qcom/
H A Dclk-rcg2.c367 .set_rate_and_parent = clk_rcg2_set_rate_and_parent,
378 .set_rate_and_parent = clk_rcg2_set_floor_rate_and_parent,
504 .set_rate_and_parent = clk_edp_pixel_set_rate_and_parent,
562 .set_rate_and_parent = clk_byte_set_rate_and_parent,
632 .set_rate_and_parent = clk_byte2_set_rate_and_parent,
722 .set_rate_and_parent = clk_pixel_set_rate_and_parent,
827 .set_rate_and_parent = clk_gfx3d_set_rate_and_parent,
966 .set_rate_and_parent = clk_rcg2_shared_set_rate_and_parent,
1228 .set_rate_and_parent = clk_rcg2_dp_set_rate_and_parent,
H A Dclk-rcg.c838 .set_rate_and_parent = clk_rcg_bypass2_set_rate_and_parent,
850 .set_rate_and_parent = clk_rcg_pixel_set_rate_and_parent,
862 .set_rate_and_parent = clk_rcg_esc_set_rate_and_parent,
886 .set_rate_and_parent = clk_dyn_rcg_set_rate_and_parent,
H A Dclk-regmap-mux-div.c227 .set_rate_and_parent = mux_div_set_rate_and_parent,
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/clk/qcom/
H A Dclk-rcg2.c367 .set_rate_and_parent = clk_rcg2_set_rate_and_parent,
378 .set_rate_and_parent = clk_rcg2_set_floor_rate_and_parent,
504 .set_rate_and_parent = clk_edp_pixel_set_rate_and_parent,
562 .set_rate_and_parent = clk_byte_set_rate_and_parent,
632 .set_rate_and_parent = clk_byte2_set_rate_and_parent,
722 .set_rate_and_parent = clk_pixel_set_rate_and_parent,
827 .set_rate_and_parent = clk_gfx3d_set_rate_and_parent,
966 .set_rate_and_parent = clk_rcg2_shared_set_rate_and_parent,
1228 .set_rate_and_parent = clk_rcg2_dp_set_rate_and_parent,
H A Dclk-rcg.c838 .set_rate_and_parent = clk_rcg_bypass2_set_rate_and_parent,
850 .set_rate_and_parent = clk_rcg_pixel_set_rate_and_parent,
862 .set_rate_and_parent = clk_rcg_esc_set_rate_and_parent,
886 .set_rate_and_parent = clk_dyn_rcg_set_rate_and_parent,
H A Dclk-regmap-mux-div.c227 .set_rate_and_parent = mux_div_set_rate_and_parent,
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/clk/tegra/
H A Dclk-tegra20-emc.c220 .set_rate_and_parent = emc_set_rate_and_parent,
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/clk/tegra/
H A Dclk-tegra20-emc.c220 .set_rate_and_parent = emc_set_rate_and_parent,
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/clk/tegra/
H A Dclk-tegra20-emc.c220 .set_rate_and_parent = emc_set_rate_and_parent,
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/clk/
H A Dclk-composite.c277 clk_composite_ops->set_rate_and_parent = in __clk_hw_register_composite()
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/clk/
H A Dclk-composite.c277 clk_composite_ops->set_rate_and_parent = in __clk_hw_register_composite()
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/clk/
H A Dclk-composite.c277 clk_composite_ops->set_rate_and_parent = in __clk_hw_register_composite()
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/clk/mmp/
H A Dclk-mix.c434 .set_rate_and_parent = mmp_clk_mix_set_rate_and_parent,
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/clk/mmp/
H A Dclk-mix.c434 .set_rate_and_parent = mmp_clk_mix_set_rate_and_parent,
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/clk/mmp/
H A Dclk-mix.c434 .set_rate_and_parent = mmp_clk_mix_set_rate_and_parent,
/dports/multimedia/libv4l/linux-5.13-rc2/Documentation/driver-api/
H A Dclk.rst90 int (*set_rate_and_parent)(struct clk_hw *hw,
/dports/multimedia/v4l-utils/linux-5.13-rc2/Documentation/driver-api/
H A Dclk.rst90 int (*set_rate_and_parent)(struct clk_hw *hw,
/dports/multimedia/v4l_compat/linux-5.13-rc2/Documentation/driver-api/
H A Dclk.rst90 int (*set_rate_and_parent)(struct clk_hw *hw,
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/clk/microchip/
H A Dclk-core.c553 .set_rate_and_parent = roclk_set_rate_and_parent,

12