/dports/lang/clover/mesa-21.3.6/src/gallium/drivers/radeonsi/ |
H A D | si_state_draw.cpp | 1879 unsigned sh_dw_offset = SI_VS_NUM_USER_SGPR; in si_upload_and_prefetch_VB_descriptors() local 1882 sh_dw_offset = GFX9_TCS_NUM_USER_SGPR; in si_upload_and_prefetch_VB_descriptors() 1884 sh_dw_offset = GFX9_VSGS_NUM_USER_SGPR; in si_upload_and_prefetch_VB_descriptors() 1887 radeon_set_sh_reg(sh_base + sh_dw_offset * 4, in si_upload_and_prefetch_VB_descriptors()
|
/dports/graphics/libosmesa/mesa-21.3.6/src/gallium/drivers/radeonsi/ |
H A D | si_state_draw.cpp | 1879 unsigned sh_dw_offset = SI_VS_NUM_USER_SGPR; in si_upload_and_prefetch_VB_descriptors() local 1882 sh_dw_offset = GFX9_TCS_NUM_USER_SGPR; in si_upload_and_prefetch_VB_descriptors() 1884 sh_dw_offset = GFX9_VSGS_NUM_USER_SGPR; in si_upload_and_prefetch_VB_descriptors() 1887 radeon_set_sh_reg(sh_base + sh_dw_offset * 4, in si_upload_and_prefetch_VB_descriptors()
|
/dports/graphics/libosmesa-gallium/mesa-21.3.6/src/gallium/drivers/radeonsi/ |
H A D | si_state_draw.cpp | 1879 unsigned sh_dw_offset = SI_VS_NUM_USER_SGPR; in si_upload_and_prefetch_VB_descriptors() local 1882 sh_dw_offset = GFX9_TCS_NUM_USER_SGPR; in si_upload_and_prefetch_VB_descriptors() 1884 sh_dw_offset = GFX9_VSGS_NUM_USER_SGPR; in si_upload_and_prefetch_VB_descriptors() 1887 radeon_set_sh_reg(sh_base + sh_dw_offset * 4, in si_upload_and_prefetch_VB_descriptors()
|
/dports/graphics/mesa-libs/mesa-21.3.6/src/gallium/drivers/radeonsi/ |
H A D | si_state_draw.cpp | 1879 unsigned sh_dw_offset = SI_VS_NUM_USER_SGPR; in si_upload_and_prefetch_VB_descriptors() local 1882 sh_dw_offset = GFX9_TCS_NUM_USER_SGPR; in si_upload_and_prefetch_VB_descriptors() 1884 sh_dw_offset = GFX9_VSGS_NUM_USER_SGPR; in si_upload_and_prefetch_VB_descriptors() 1887 radeon_set_sh_reg(sh_base + sh_dw_offset * 4, in si_upload_and_prefetch_VB_descriptors()
|
/dports/graphics/mesa-gallium-xa/mesa-21.3.6/src/gallium/drivers/radeonsi/ |
H A D | si_state_draw.cpp | 1879 unsigned sh_dw_offset = SI_VS_NUM_USER_SGPR; in si_upload_and_prefetch_VB_descriptors() local 1882 sh_dw_offset = GFX9_TCS_NUM_USER_SGPR; in si_upload_and_prefetch_VB_descriptors() 1884 sh_dw_offset = GFX9_VSGS_NUM_USER_SGPR; in si_upload_and_prefetch_VB_descriptors() 1887 radeon_set_sh_reg(sh_base + sh_dw_offset * 4, in si_upload_and_prefetch_VB_descriptors()
|
/dports/graphics/mesa-dri-gallium/mesa-21.3.6/src/gallium/drivers/radeonsi/ |
H A D | si_state_draw.cpp | 1879 unsigned sh_dw_offset = SI_VS_NUM_USER_SGPR; in si_upload_and_prefetch_VB_descriptors() local 1882 sh_dw_offset = GFX9_TCS_NUM_USER_SGPR; in si_upload_and_prefetch_VB_descriptors() 1884 sh_dw_offset = GFX9_VSGS_NUM_USER_SGPR; in si_upload_and_prefetch_VB_descriptors() 1887 radeon_set_sh_reg(sh_base + sh_dw_offset * 4, in si_upload_and_prefetch_VB_descriptors()
|
/dports/graphics/mesa-gallium-va/mesa-21.3.6/src/gallium/drivers/radeonsi/ |
H A D | si_state_draw.cpp | 1879 unsigned sh_dw_offset = SI_VS_NUM_USER_SGPR; in si_upload_and_prefetch_VB_descriptors() local 1882 sh_dw_offset = GFX9_TCS_NUM_USER_SGPR; in si_upload_and_prefetch_VB_descriptors() 1884 sh_dw_offset = GFX9_VSGS_NUM_USER_SGPR; in si_upload_and_prefetch_VB_descriptors() 1887 radeon_set_sh_reg(sh_base + sh_dw_offset * 4, in si_upload_and_prefetch_VB_descriptors()
|
/dports/graphics/mesa-gallium-vdpau/mesa-21.3.6/src/gallium/drivers/radeonsi/ |
H A D | si_state_draw.cpp | 1879 unsigned sh_dw_offset = SI_VS_NUM_USER_SGPR; in si_upload_and_prefetch_VB_descriptors() local 1882 sh_dw_offset = GFX9_TCS_NUM_USER_SGPR; in si_upload_and_prefetch_VB_descriptors() 1884 sh_dw_offset = GFX9_VSGS_NUM_USER_SGPR; in si_upload_and_prefetch_VB_descriptors() 1887 radeon_set_sh_reg(sh_base + sh_dw_offset * 4, in si_upload_and_prefetch_VB_descriptors()
|
/dports/graphics/mesa-devel/mesa-22.0-branchpoint-2059-ge8a63cf61ec/src/gallium/drivers/radeonsi/ |
H A D | si_state_draw.cpp | 1874 unsigned sh_dw_offset = SI_VS_NUM_USER_SGPR; in si_upload_and_prefetch_VB_descriptors() local 1877 sh_dw_offset = GFX9_TCS_NUM_USER_SGPR; in si_upload_and_prefetch_VB_descriptors() 1879 sh_dw_offset = GFX9_GS_NUM_USER_SGPR; in si_upload_and_prefetch_VB_descriptors() 1882 radeon_set_sh_reg(sh_base + sh_dw_offset * 4, in si_upload_and_prefetch_VB_descriptors()
|
/dports/graphics/mesa-dri/mesa-21.3.6/src/gallium/drivers/radeonsi/ |
H A D | si_state_draw.cpp | 1879 unsigned sh_dw_offset = SI_VS_NUM_USER_SGPR; in si_upload_and_prefetch_VB_descriptors() local 1882 sh_dw_offset = GFX9_TCS_NUM_USER_SGPR; in si_upload_and_prefetch_VB_descriptors() 1884 sh_dw_offset = GFX9_VSGS_NUM_USER_SGPR; in si_upload_and_prefetch_VB_descriptors() 1887 radeon_set_sh_reg(sh_base + sh_dw_offset * 4, in si_upload_and_prefetch_VB_descriptors()
|
/dports/graphics/mesa-dri-classic/mesa-20.2.3/src/gallium/drivers/radeonsi/ |
H A D | si_descriptors.c | 2137 unsigned sh_dw_offset = SI_VS_NUM_USER_SGPR; in si_emit_graphics_shader_pointers() local 2140 sh_dw_offset = GFX9_TCS_NUM_USER_SGPR; in si_emit_graphics_shader_pointers() 2142 sh_dw_offset = GFX9_VSGS_NUM_USER_SGPR; in si_emit_graphics_shader_pointers() 2145 unsigned sh_offset = sh_base[PIPE_SHADER_VERTEX] + sh_dw_offset * 4; in si_emit_graphics_shader_pointers()
|