Home
last modified time | relevance | path

Searched refs:shakti_c_memmap (Results 1 – 2 of 2) sorted by relevance

/dports/emulators/qemu/qemu-6.2.0/hw/riscv/
H A Dshakti_c.c34 } shakti_c_memmap[] = { variable
62 shakti_c_memmap[SHAKTI_C_RAM].base, in shakti_c_machine_state_init()
67 shakti_c_memmap[SHAKTI_C_RAM].base, in shakti_c_machine_state_init()
68 shakti_c_memmap[SHAKTI_C_ROM].base, in shakti_c_machine_state_init()
69 shakti_c_memmap[SHAKTI_C_ROM].size, 0, 0, in shakti_c_machine_state_init()
73 shakti_c_memmap[SHAKTI_C_RAM].base, in shakti_c_machine_state_init()
123 shakti_c_memmap[SHAKTI_C_PLIC].size); in type_init()
125 riscv_aclint_swi_create(shakti_c_memmap[SHAKTI_C_CLINT].base, in type_init()
127 riscv_aclint_mtimer_create(shakti_c_memmap[SHAKTI_C_CLINT].base + in type_init()
138 shakti_c_memmap[SHAKTI_C_UART].base); in type_init()
[all …]
/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/hw/riscv/
H A Dshakti_c.c34 } shakti_c_memmap[] = { variable
65 shakti_c_memmap[SHAKTI_C_RAM].base, in shakti_c_machine_state_init()
70 shakti_c_memmap[SHAKTI_C_RAM].base, in shakti_c_machine_state_init()
71 shakti_c_memmap[SHAKTI_C_ROM].base, in shakti_c_machine_state_init()
72 shakti_c_memmap[SHAKTI_C_ROM].size, 0, 0, in shakti_c_machine_state_init()
76 shakti_c_memmap[SHAKTI_C_RAM].base, in shakti_c_machine_state_init()
125 shakti_c_memmap[SHAKTI_C_PLIC].size); in type_init()
127 riscv_aclint_swi_create(shakti_c_memmap[SHAKTI_C_CLINT].base, in type_init()
129 riscv_aclint_mtimer_create(shakti_c_memmap[SHAKTI_C_CLINT].base + in type_init()
140 shakti_c_memmap[SHAKTI_C_UART].base); in type_init()
[all …]