Home
last modified time | relevance | path

Searched refs:sim0 (Results 1 – 25 of 26) sorted by relevance

12

/dports/science/cantera/cantera-2.5.1-611-gc4d6ecc15/interfaces/cython/cantera/examples/kinetics/
H A Dcustom_reactions.py59 sim0 = 0 variable
61 sim0 += ignition(gas0)
62 sim0 /= repeat
64 '{0:.2f} ms (T_final={1:.2f})'.format(sim0, gas0.T))
72 '{2:+.2f}%'.format(sim1, gas1.T, 100 * sim1 / sim0 - 100))
80 '{2:+.2f}%'.format(sim2, gas2.T, 100 * sim2 / sim0 - 100))
/dports/emulators/z80pack/z80pack-1.37/z80sim/srcsim/
H A DMakefile.solaris7 OBJ = sim0.o \
28 sim0.c:
31 sim0.o : sim0.c sim.h simglb.h config.h memory.h
32 $(CC) $(CFLAGS) sim0.c
H A DMakefile.cygwin11 OBJ = sim0.o \
32 sim0.c:
35 sim0.o : sim0.c sim.h simglb.h config.h memory.h
36 $(CC) $(CFLAGS) sim0.c
H A DMakefile.osx14 OBJ = sim0.o \
35 sim0.c:
38 sim0.o : sim0.c sim.h simglb.h config.h memory.h
39 $(CC) $(CFLAGS) sim0.c
H A DMakefile.bsd11 OBJ = sim0.o \
32 sim0.c:
35 sim0.o : sim0.c sim.h simglb.h config.h memory.h
36 $(CC) $(CFLAGS) sim0.c
H A DMakefile.linux14 OBJ = sim0.o \
35 sim0.c:
38 sim0.o : sim0.c sim.h simglb.h config.h memory.h
39 $(CC) $(CFLAGS) sim0.c
H A Dlnsrc3 ln ../../z80core/sim0.c sim0.c
H A DGNUmakefile85 SRC_CORE = sim0.c sim1.c sim1a.c sim2.c sim3.c sim4.c sim5.c sim6.c sim7.c simfun.c simglb.c simint…
/dports/science/nwchem-data/nwchem-7.0.2-release/contrib/marat/python/
H A Dmysystem.py52 sim0 = MySystem("test") variable
61 sim0.AddAtom(b)
63 sim0.AddAtom(a)
/dports/science/nwchem/nwchem-7b21660b82ebd85ef659f6fba7e1e73433b0bd0a/contrib/marat/python/
H A Dmysystem.py52 sim0 = MySystem("test") variable
61 sim0.AddAtom(b)
63 sim0.AddAtom(a)
/dports/emulators/z80pack/z80pack-1.37/mosteksim/srcsim/
H A DMakefile11 OBJ = sim0.o \
36 sim0.c:
39 sim0.o : sim0.c sim.h simglb.h config.h memory.h
40 $(CC) $(CFLAGS) sim0.c
H A Dlnsrc5 ln ../../z80core/sim0.c sim0.c
/dports/science/py-segregation/segregation-2.1.0/segregation/singlegroup/
H A Dbias_corrected_dissim.py56 sim0 = np.random.multinomial(n0, p0_i, size=B)
66 "simul_group": sim0[i].tolist(),
67 "simul_tot": (sim0[i] + sim1[i]).tolist(),
/dports/finance/py-quantecon/quantecon-0.5.2/quantecon/tests/
H A Dtest_arma.py36 sim0 = lp.simulation(ts_length=10, random_state=seed)
39 assert_array_equal(sim0, sim1)
/dports/science/py-scikit-fuzzy/scikit-fuzzy-0.4.2/skfuzzy/control/tests/
H A Dtest_controlsystem.py237 sim0 = ctrl.ControlSystemSimulation(cs0)
240 sim0.input["x1"] = x1_inputs[inst]
241 sim0.input["x2"] = x2_inputs[inst]
245 sim0.compute()
248 tst.assert_allclose(sim0.output['y'], sim1.output['y'])
249 tst.assert_allclose(expected, sim0.output['y'], atol=1e-4, rtol=1e-4)
/dports/emulators/z80pack/z80pack-1.37/imsaisim/srcsim/
H A Dlnsrc3 ln ../../z80core/sim0.c sim0.c
/dports/emulators/z80pack/z80pack-1.37/altairsim/srcsim/
H A Dlnsrc3 ln ../../z80core/sim0.c sim0.c
/dports/emulators/z80pack/z80pack-1.37/cpmsim/srcsim/
H A Dlnsrc3 ln ../../z80core/sim0.c sim0.c
/dports/emulators/z80pack/z80pack-1.37/cromemcosim/srcsim/
H A Dlnsrc3 ln ../../z80core/sim0.c sim0.c
/dports/math/R-cran-spdep/spdep/R/
H A Djacobian_setup.R216 sim0 <- qq1 %*% ww1 %*% qq1 functionVar
217 res <- (eff.n/Q) * sim0
260 sim0 <- qq1 %*% ww1 %*% qq1 functionVar
261 res <- (eff.n/Q) * sim0
/dports/science/py-segregation/segregation-2.1.0/segregation/aspatial/
H A Daspatial_indexes.py1772 sim0 = np.random.multinomial(n0, p0_i, size = B)
1782 data_aux = {'simul_group': sim0[i].tolist(), 'simul_tot': (sim0[i] + sim1[i]).tolist()}
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/clk/sprd/
H A Dsc9863a-clk.c968 static SPRD_COMP_CLK_DATA(sim0, "sim0", sim0_parents, 0x90,
1008 &sim0.common,
1042 [CLK_SIM0] = &sim0.common.hw,
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/clk/sprd/
H A Dsc9863a-clk.c968 static SPRD_COMP_CLK_DATA(sim0, "sim0", sim0_parents, 0x90,
1008 &sim0.common,
1042 [CLK_SIM0] = &sim0.common.hw,
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/clk/sprd/
H A Dsc9863a-clk.c968 static SPRD_COMP_CLK_DATA(sim0, "sim0", sim0_parents, 0x90,
1008 &sim0.common,
1042 [CLK_SIM0] = &sim0.common.hw,
/dports/devel/m17n-db/m17n-db-1.8.0/MIM/
H A Dvi-nom-vni.mim5371 ("sim0" ("枮��槮苫"))

12