Searched refs:szBlg2 (Results 1 – 8 of 8) sorted by relevance
/dports/security/py-pyvex/pyvex-9.0.5405/vex/priv/ |
H A D | guest_arm_toIR.c | 13256 switch (szBlg2) { in decode_V8_instruction() 13289 switch (szBlg2) { in decode_V8_instruction() 13376 switch (szBlg2) { in decode_V8_instruction() 13389 if (szBlg2 < 3) { in decode_V8_instruction() 13398 if (szBlg2 < 3) { in decode_V8_instruction() 13409 if (szBlg2 < 3) { in decode_V8_instruction() 13419 if (szBlg2 < 3) { in decode_V8_instruction() 13433 vassert(szBlg2 <= 3); in decode_V8_instruction() 13454 switch (szBlg2) { in decode_V8_instruction() 13465 switch (szBlg2) { in decode_V8_instruction() [all …]
|
H A D | guest_arm64_toIR.c | 6489 UInt szBlg2 = INSN(31,30); 6496 vassert(szBlg2 < 4); 6497 UInt szB = 1 << szBlg2; /* 1, 2, 4 or 8 */ 6543 UInt szBlg2 = INSN(31,30); 6548 vassert(szBlg2 < 4); 6562 DIP("lda%s %s, [%s]\n", suffix[szBlg2], 6568 DIP("stl%s %s, [%s]\n", suffix[szBlg2], 7340 if (szBlg2) *szBlg2 = 3; 7345 if (szBlg2) *szBlg2 = 2; 7350 if (szBlg2) *szBlg2 = 1; [all …]
|
/dports/devel/valgrind-lts/valgrind-dragonfly-dragonfly/VEX/priv/ |
H A D | guest_arm_toIR.c | 13207 switch (szBlg2) { in decode_V8_instruction() 13240 switch (szBlg2) { in decode_V8_instruction() 13327 switch (szBlg2) { in decode_V8_instruction() 13340 if (szBlg2 < 3) { in decode_V8_instruction() 13349 if (szBlg2 < 3) { in decode_V8_instruction() 13360 if (szBlg2 < 3) { in decode_V8_instruction() 13370 if (szBlg2 < 3) { in decode_V8_instruction() 13384 vassert(szBlg2 <= 3); in decode_V8_instruction() 13405 switch (szBlg2) { in decode_V8_instruction() 13416 switch (szBlg2) { in decode_V8_instruction() [all …]
|
H A D | guest_arm64_toIR.c | 6514 UInt szBlg2 = INSN(31,30); in dis_ARM64_load_store() local 6521 vassert(szBlg2 < 4); in dis_ARM64_load_store() 6522 UInt szB = 1 << szBlg2; /* 1, 2, 4 or 8 */ in dis_ARM64_load_store() 6638 UInt szBlg2 = INSN(31,30); in dis_ARM64_load_store() local 6643 vassert(szBlg2 < 4); in dis_ARM64_load_store() 6657 DIP("lda%s %s, [%s]\n", suffix[szBlg2], in dis_ARM64_load_store() 6663 DIP("stl%s %s, [%s]\n", suffix[szBlg2], in dis_ARM64_load_store() 7497 if (szBlg2) *szBlg2 = 3; in getLaneInfo_IMMH_IMMB() 7502 if (szBlg2) *szBlg2 = 2; in getLaneInfo_IMMH_IMMB() 7507 if (szBlg2) *szBlg2 = 1; in getLaneInfo_IMMH_IMMB() [all …]
|
/dports/devel/valgrind/valgrind-dragonfly-dragonfly/VEX/priv/ |
H A D | guest_arm_toIR.c | 13207 switch (szBlg2) { in decode_V8_instruction() 13240 switch (szBlg2) { in decode_V8_instruction() 13327 switch (szBlg2) { in decode_V8_instruction() 13340 if (szBlg2 < 3) { in decode_V8_instruction() 13349 if (szBlg2 < 3) { in decode_V8_instruction() 13360 if (szBlg2 < 3) { in decode_V8_instruction() 13370 if (szBlg2 < 3) { in decode_V8_instruction() 13384 vassert(szBlg2 <= 3); in decode_V8_instruction() 13405 switch (szBlg2) { in decode_V8_instruction() 13416 switch (szBlg2) { in decode_V8_instruction() [all …]
|
H A D | guest_arm64_toIR.c | 6514 UInt szBlg2 = INSN(31,30); in dis_ARM64_load_store() local 6521 vassert(szBlg2 < 4); in dis_ARM64_load_store() 6522 UInt szB = 1 << szBlg2; /* 1, 2, 4 or 8 */ in dis_ARM64_load_store() 6638 UInt szBlg2 = INSN(31,30); in dis_ARM64_load_store() local 6643 vassert(szBlg2 < 4); in dis_ARM64_load_store() 6657 DIP("lda%s %s, [%s]\n", suffix[szBlg2], in dis_ARM64_load_store() 6663 DIP("stl%s %s, [%s]\n", suffix[szBlg2], in dis_ARM64_load_store() 7497 if (szBlg2) *szBlg2 = 3; in getLaneInfo_IMMH_IMMB() 7502 if (szBlg2) *szBlg2 = 2; in getLaneInfo_IMMH_IMMB() 7507 if (szBlg2) *szBlg2 = 1; in getLaneInfo_IMMH_IMMB() [all …]
|
/dports/devel/valgrind-lts/valgrind-dragonfly-dragonfly/ |
H A D | NEWS | 471 372794 LibVEX (arm32 front end): 'Assertion szBlg2 <= 3' failed
|
/dports/devel/valgrind/valgrind-dragonfly-dragonfly/ |
H A D | NEWS | 471 372794 LibVEX (arm32 front end): 'Assertion szBlg2 <= 3' failed
|