Home
last modified time | relevance | path

Searched refs:uartsyssts (Results 1 – 25 of 126) sorted by relevance

123456

/dports/sysutils/u-boot-utilite/u-boot-2015.07/arch/arm/cpu/armv7/am33xx/
H A Dboard.c256 while ((readl(&uart_base->uartsyssts) & in uart_soft_reset()
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/arch/arm/mach-omap2/am33xx/
H A Dboard.c406 while ((readl(&uart_base->uartsyssts) & in uart_soft_reset()
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/arch/arm/mach-omap2/am33xx/
H A Dboard.c406 while ((readl(&uart_base->uartsyssts) & in uart_soft_reset()
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot/arch/arm/mach-omap2/am33xx/
H A Dboard.c406 while ((readl(&uart_base->uartsyssts) & in uart_soft_reset()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot/arch/arm/mach-omap2/am33xx/
H A Dboard.c406 while ((readl(&uart_base->uartsyssts) &
/dports/emulators/qemu60/qemu-6.0.0/roms/u-boot/arch/arm/mach-omap2/am33xx/
H A Dboard.c406 while ((readl(&uart_base->uartsyssts) & in uart_soft_reset()
/dports/sysutils/u-boot-tools/u-boot-2020.07/arch/arm/mach-omap2/am33xx/
H A Dboard.c417 while ((readl(&uart_base->uartsyssts) & in uart_soft_reset()
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/arch/arm/include/asm/arch-am33xx/
H A Dcpu.h447 unsigned int uartsyssts; /* offset 0x58 */ member
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/arch/arm/include/asm/arch-am33xx/
H A Dcpu.h447 unsigned int uartsyssts; /* offset 0x58 */ member
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/arch/arm/include/asm/arch-am33xx/
H A Dcpu.h448 unsigned int uartsyssts; /* offset 0x58 */ member
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/arch/arm/include/asm/arch-am33xx/
H A Dcpu.h448 unsigned int uartsyssts; /* offset 0x58 */ member
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/arch/arm/mach-omap2/am33xx/
H A Dboard.c436 while ((readl(&uart_base->uartsyssts) & in uart_soft_reset()
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/arch/arm/mach-omap2/am33xx/
H A Dboard.c436 while ((readl(&uart_base->uartsyssts) & in uart_soft_reset()
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/arch/arm/include/asm/arch-am33xx/
H A Dcpu.h448 unsigned int uartsyssts; /* offset 0x58 */ member
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/arch/arm/include/asm/arch-am33xx/
H A Dcpu.h448 unsigned int uartsyssts; /* offset 0x58 */ member
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/arch/arm/mach-omap2/am33xx/
H A Dboard.c436 while ((readl(&uart_base->uartsyssts) & in uart_soft_reset()
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/arch/arm/include/asm/arch-am33xx/
H A Dcpu.h448 unsigned int uartsyssts; /* offset 0x58 */ member
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/arch/arm/mach-omap2/am33xx/
H A Dboard.c436 while ((readl(&uart_base->uartsyssts) & in uart_soft_reset()
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/arch/arm/include/asm/arch-am33xx/
H A Dcpu.h448 unsigned int uartsyssts; /* offset 0x58 */ member
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/arch/arm/mach-omap2/am33xx/
H A Dboard.c436 while ((readl(&uart_base->uartsyssts) & in uart_soft_reset()
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/arch/arm/include/asm/arch-am33xx/
H A Dcpu.h448 unsigned int uartsyssts; /* offset 0x58 */ member
/dports/sysutils/u-boot-sopine/u-boot-2021.07/arch/arm/mach-omap2/am33xx/
H A Dboard.c436 while ((readl(&uart_base->uartsyssts) & in uart_soft_reset()
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/arch/arm/include/asm/arch-am33xx/
H A Dcpu.h448 unsigned int uartsyssts; /* offset 0x58 */ member
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/arch/arm/mach-omap2/am33xx/
H A Dboard.c436 while ((readl(&uart_base->uartsyssts) & in uart_soft_reset()
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/arch/arm/mach-omap2/am33xx/
H A Dboard.c436 while ((readl(&uart_base->uartsyssts) & in uart_soft_reset()

123456