Home
last modified time | relevance | path

Searched refs:uldci (Results 1 – 11 of 11) sorted by relevance

/dports/net/ns3/ns-allinone-3.35/ns-3.35/src/lte/model/
H A Drr-ff-mac-scheduler.cc524 uldci.m_ndi = 1; in DoSchedDlTriggerReq()
525 uldci.m_cceIndex = 0; in DoSchedDlTriggerReq()
529 uldci.m_n2Dmrs = 0; in DoSchedDlTriggerReq()
1389 for (uint16_t i = uldci.m_rbStart; i < uldci.m_rbStart + uldci.m_rbLen; i++) in DoSchedUlTriggerReq()
1413 for (uint16_t i = uldci.m_rbStart; i < uldci.m_rbStart + uldci.m_rbLen; i++) in DoSchedUlTriggerReq()
1423 UpdateUlRlcBufferInfo (uldci.m_rnti, uldci.m_tbSize); in DoSchedUlTriggerReq()
1424 uldci.m_ndi = 1; in DoSchedUlTriggerReq()
1425 uldci.m_cceIndex = 0; in DoSchedUlTriggerReq()
1426 uldci.m_aggrLevel = 1; in DoSchedUlTriggerReq()
1428 uldci.m_hopping = false; in DoSchedUlTriggerReq()
[all …]
H A Dtdbet-ff-mac-scheduler.cc557 uldci.m_ndi = 1; in DoSchedDlTriggerReq()
558 uldci.m_cceIndex = 0; in DoSchedDlTriggerReq()
562 uldci.m_n2Dmrs = 0; in DoSchedDlTriggerReq()
1476 for (uint16_t i = uldci.m_rbStart; i < uldci.m_rbStart + uldci.m_rbLen; i++) in DoSchedUlTriggerReq()
1504 for (uint16_t i = uldci.m_rbStart; i < uldci.m_rbStart + uldci.m_rbLen; i++) in DoSchedUlTriggerReq()
1513 uldci.m_tbSize = (m_amc->GetUlTbSizeFromMcs (uldci.m_mcs, rbPerFlow) / 8); in DoSchedUlTriggerReq()
1514 UpdateUlRlcBufferInfo (uldci.m_rnti, uldci.m_tbSize); in DoSchedUlTriggerReq()
1515 uldci.m_ndi = 1; in DoSchedUlTriggerReq()
1516 uldci.m_cceIndex = 0; in DoSchedUlTriggerReq()
1517 uldci.m_aggrLevel = 1; in DoSchedUlTriggerReq()
[all …]
H A Dtta-ff-mac-scheduler.cc546 uldci.m_ndi = 1; in DoSchedDlTriggerReq()
547 uldci.m_cceIndex = 0; in DoSchedDlTriggerReq()
551 uldci.m_n2Dmrs = 0; in DoSchedDlTriggerReq()
1521 for (uint16_t i = uldci.m_rbStart; i < uldci.m_rbStart + uldci.m_rbLen; i++) in DoSchedUlTriggerReq()
1549 for (uint16_t i = uldci.m_rbStart; i < uldci.m_rbStart + uldci.m_rbLen; i++) in DoSchedUlTriggerReq()
1558 uldci.m_tbSize = (m_amc->GetUlTbSizeFromMcs (uldci.m_mcs, rbPerFlow) / 8); in DoSchedUlTriggerReq()
1559 UpdateUlRlcBufferInfo (uldci.m_rnti, uldci.m_tbSize); in DoSchedUlTriggerReq()
1560 uldci.m_ndi = 1; in DoSchedUlTriggerReq()
1561 uldci.m_cceIndex = 0; in DoSchedUlTriggerReq()
1562 uldci.m_aggrLevel = 1; in DoSchedUlTriggerReq()
[all …]
H A Dfdmt-ff-mac-scheduler.cc546 uldci.m_ndi = 1; in DoSchedDlTriggerReq()
547 uldci.m_cceIndex = 0; in DoSchedDlTriggerReq()
551 uldci.m_n2Dmrs = 0; in DoSchedDlTriggerReq()
1502 for (uint16_t i = uldci.m_rbStart; i < uldci.m_rbStart + uldci.m_rbLen; i++) in DoSchedUlTriggerReq()
1530 for (uint16_t i = uldci.m_rbStart; i < uldci.m_rbStart + uldci.m_rbLen; i++) in DoSchedUlTriggerReq()
1539 uldci.m_tbSize = (m_amc->GetUlTbSizeFromMcs (uldci.m_mcs, rbPerFlow) / 8); in DoSchedUlTriggerReq()
1540 UpdateUlRlcBufferInfo (uldci.m_rnti, uldci.m_tbSize); in DoSchedUlTriggerReq()
1541 uldci.m_ndi = 1; in DoSchedUlTriggerReq()
1542 uldci.m_cceIndex = 0; in DoSchedUlTriggerReq()
1543 uldci.m_aggrLevel = 1; in DoSchedUlTriggerReq()
[all …]
H A Dtdmt-ff-mac-scheduler.cc546 uldci.m_ndi = 1; in DoSchedDlTriggerReq()
547 uldci.m_cceIndex = 0; in DoSchedDlTriggerReq()
551 uldci.m_n2Dmrs = 0; in DoSchedDlTriggerReq()
1444 for (uint16_t i = uldci.m_rbStart; i < uldci.m_rbStart + uldci.m_rbLen; i++) in DoSchedUlTriggerReq()
1472 for (uint16_t i = uldci.m_rbStart; i < uldci.m_rbStart + uldci.m_rbLen; i++) in DoSchedUlTriggerReq()
1481 uldci.m_tbSize = (m_amc->GetUlTbSizeFromMcs (uldci.m_mcs, rbPerFlow) / 8); in DoSchedUlTriggerReq()
1482 UpdateUlRlcBufferInfo (uldci.m_rnti, uldci.m_tbSize); in DoSchedUlTriggerReq()
1483 uldci.m_ndi = 1; in DoSchedUlTriggerReq()
1484 uldci.m_cceIndex = 0; in DoSchedUlTriggerReq()
1485 uldci.m_aggrLevel = 1; in DoSchedUlTriggerReq()
[all …]
H A Dfdbet-ff-mac-scheduler.cc558 uldci.m_ndi = 1; in DoSchedDlTriggerReq()
559 uldci.m_cceIndex = 0; in DoSchedDlTriggerReq()
563 uldci.m_n2Dmrs = 0; in DoSchedDlTriggerReq()
1554 for (uint16_t i = uldci.m_rbStart; i < uldci.m_rbStart + uldci.m_rbLen; i++) in DoSchedUlTriggerReq()
1582 for (uint16_t i = uldci.m_rbStart; i < uldci.m_rbStart + uldci.m_rbLen; i++) in DoSchedUlTriggerReq()
1591 uldci.m_tbSize = (m_amc->GetUlTbSizeFromMcs (uldci.m_mcs, rbPerFlow) / 8); in DoSchedUlTriggerReq()
1592 UpdateUlRlcBufferInfo (uldci.m_rnti, uldci.m_tbSize); in DoSchedUlTriggerReq()
1593 uldci.m_ndi = 1; in DoSchedUlTriggerReq()
1594 uldci.m_cceIndex = 0; in DoSchedUlTriggerReq()
1595 uldci.m_aggrLevel = 1; in DoSchedUlTriggerReq()
[all …]
H A Dtdtbfq-ff-mac-scheduler.cc654 uldci.m_ndi = 1; in DoSchedDlTriggerReq()
655 uldci.m_cceIndex = 0; in DoSchedDlTriggerReq()
659 uldci.m_n2Dmrs = 0; in DoSchedDlTriggerReq()
1660 for (uint16_t i = uldci.m_rbStart; i < uldci.m_rbStart + uldci.m_rbLen; i++) in DoSchedUlTriggerReq()
1688 for (uint16_t i = uldci.m_rbStart; i < uldci.m_rbStart + uldci.m_rbLen; i++) in DoSchedUlTriggerReq()
1697 uldci.m_tbSize = (m_amc->GetUlTbSizeFromMcs (uldci.m_mcs, rbPerFlow) / 8); in DoSchedUlTriggerReq()
1698 UpdateUlRlcBufferInfo (uldci.m_rnti, uldci.m_tbSize); in DoSchedUlTriggerReq()
1699 uldci.m_ndi = 1; in DoSchedUlTriggerReq()
1700 uldci.m_cceIndex = 0; in DoSchedUlTriggerReq()
1701 uldci.m_aggrLevel = 1; in DoSchedUlTriggerReq()
[all …]
H A Dpf-ff-mac-scheduler.cc611 uldci.m_ndi = 1; in DoSchedDlTriggerReq()
612 uldci.m_cceIndex = 0; in DoSchedDlTriggerReq()
616 uldci.m_n2Dmrs = 0; in DoSchedDlTriggerReq()
1631 for (uint16_t i = uldci.m_rbStart; i < uldci.m_rbStart + uldci.m_rbLen; i++) in DoSchedUlTriggerReq()
1659 for (uint16_t i = uldci.m_rbStart; i < uldci.m_rbStart + uldci.m_rbLen; i++) in DoSchedUlTriggerReq()
1668 uldci.m_tbSize = (m_amc->GetUlTbSizeFromMcs (uldci.m_mcs, rbPerFlow) / 8); in DoSchedUlTriggerReq()
1669 UpdateUlRlcBufferInfo (uldci.m_rnti, uldci.m_tbSize); in DoSchedUlTriggerReq()
1670 uldci.m_ndi = 1; in DoSchedUlTriggerReq()
1671 uldci.m_cceIndex = 0; in DoSchedUlTriggerReq()
1672 uldci.m_aggrLevel = 1; in DoSchedUlTriggerReq()
[all …]
H A Dfdtbfq-ff-mac-scheduler.cc656 uldci.m_ndi = 1; in DoSchedDlTriggerReq()
657 uldci.m_cceIndex = 0; in DoSchedDlTriggerReq()
661 uldci.m_n2Dmrs = 0; in DoSchedDlTriggerReq()
1902 for (uint16_t i = uldci.m_rbStart; i < uldci.m_rbStart + uldci.m_rbLen; i++) in DoSchedUlTriggerReq()
1930 for (uint16_t i = uldci.m_rbStart; i < uldci.m_rbStart + uldci.m_rbLen; i++) in DoSchedUlTriggerReq()
1939 uldci.m_tbSize = (m_amc->GetUlTbSizeFromMcs (uldci.m_mcs, rbPerFlow) / 8); in DoSchedUlTriggerReq()
1940 UpdateUlRlcBufferInfo (uldci.m_rnti, uldci.m_tbSize); in DoSchedUlTriggerReq()
1941 uldci.m_ndi = 1; in DoSchedUlTriggerReq()
1942 uldci.m_cceIndex = 0; in DoSchedUlTriggerReq()
1943 uldci.m_aggrLevel = 1; in DoSchedUlTriggerReq()
[all …]
H A Dcqa-ff-mac-scheduler.cc779 uldci.m_ndi = 1; in DoSchedDlTriggerReq()
780 uldci.m_cceIndex = 0; in DoSchedDlTriggerReq()
784 uldci.m_n2Dmrs = 0; in DoSchedDlTriggerReq()
2060 for (uint16_t i = uldci.m_rbStart; i < uldci.m_rbStart + uldci.m_rbLen; i++) in DoSchedUlTriggerReq()
2088 for (uint16_t i = uldci.m_rbStart; i < uldci.m_rbStart + uldci.m_rbLen; i++) in DoSchedUlTriggerReq()
2097 uldci.m_tbSize = (m_amc->GetUlTbSizeFromMcs (uldci.m_mcs, rbPerFlow) / 8); in DoSchedUlTriggerReq()
2098 UpdateUlRlcBufferInfo (uldci.m_rnti, uldci.m_tbSize); in DoSchedUlTriggerReq()
2099 uldci.m_ndi = 1; in DoSchedUlTriggerReq()
2100 uldci.m_cceIndex = 0; in DoSchedUlTriggerReq()
2101 uldci.m_aggrLevel = 1; in DoSchedUlTriggerReq()
[all …]
H A Dpss-ff-mac-scheduler.cc638 uldci.m_ndi = 1; in DoSchedDlTriggerReq()
639 uldci.m_cceIndex = 0; in DoSchedDlTriggerReq()
643 uldci.m_n2Dmrs = 0; in DoSchedDlTriggerReq()
1962 for (uint16_t i = uldci.m_rbStart; i < uldci.m_rbStart + uldci.m_rbLen; i++) in DoSchedUlTriggerReq()
1990 for (uint16_t i = uldci.m_rbStart; i < uldci.m_rbStart + uldci.m_rbLen; i++) in DoSchedUlTriggerReq()
1999 uldci.m_tbSize = (m_amc->GetUlTbSizeFromMcs (uldci.m_mcs, rbPerFlow) / 8); in DoSchedUlTriggerReq()
2000 UpdateUlRlcBufferInfo (uldci.m_rnti, uldci.m_tbSize); in DoSchedUlTriggerReq()
2001 uldci.m_ndi = 1; in DoSchedUlTriggerReq()
2002 uldci.m_cceIndex = 0; in DoSchedUlTriggerReq()
2003 uldci.m_aggrLevel = 1; in DoSchedUlTriggerReq()
[all …]