/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/test/MC/AMDGPU/ |
H A D | gfx10_asm_ds.s | 1163 ds_mskor_b32 v255, v254, v253 1166 ds_mskor_b32 v0, v254, v253 1169 ds_mskor_b32 v255, v1, v253 1382 ds_write2_b32 v0, v254, v253 1385 ds_write2_b32 v255, v1, v253 1862 ds_cmpst_b32 v0, v254, v253 1865 ds_cmpst_b32 v255, v1, v253 1982 ds_cmpst_f32 v0, v254, v253 1985 ds_cmpst_f32 v255, v1, v253 3893 ds_or_rtn_b32 v0, v254, v253 [all …]
|
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/test/MC/AMDGPU/ |
H A D | gfx10_asm_ds.s | 1163 ds_mskor_b32 v255, v254, v253 1166 ds_mskor_b32 v0, v254, v253 1169 ds_mskor_b32 v255, v1, v253 1382 ds_write2_b32 v0, v254, v253 1385 ds_write2_b32 v255, v1, v253 1862 ds_cmpst_b32 v0, v254, v253 1865 ds_cmpst_b32 v255, v1, v253 1982 ds_cmpst_f32 v0, v254, v253 1985 ds_cmpst_f32 v255, v1, v253 3893 ds_or_rtn_b32 v0, v254, v253 [all …]
|
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/test/MC/AMDGPU/ |
H A D | gfx10_asm_ds.s | 1163 ds_mskor_b32 v255, v254, v253 1166 ds_mskor_b32 v0, v254, v253 1169 ds_mskor_b32 v255, v1, v253 1382 ds_write2_b32 v0, v254, v253 1385 ds_write2_b32 v255, v1, v253 1862 ds_cmpst_b32 v0, v254, v253 1865 ds_cmpst_b32 v255, v1, v253 1982 ds_cmpst_f32 v0, v254, v253 1985 ds_cmpst_f32 v255, v1, v253 3893 ds_or_rtn_b32 v0, v254, v253 [all …]
|
H A D | gfx10_asm_mimg.s | 73 image_load_mip v[254:255], [v254, v255, v253], s[0:7] dmask:0xc dim:SQ_RSRC_IMG_2D 74 ; GFX10: image_load_mip v[254:255], [v254, v255, v253], s[0:7] dmask:0xc dim:SQ_RSRC_IMG_2D ; encod… 76 image_load_mip v255, [v254, v255, v253, v252], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_3D 77 ; GFX10: image_load_mip v255, [v254, v255, v253, v252], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_3D ; encod… 79 image_load_mip v255, [v254, v255, v253, v252], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_CUBE 80 ; GFX10: image_load_mip v255, [v254, v255, v253, v252], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_CUBE ; enc… 82 image_load_mip v255, [v254, v255, v253], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_1D_ARRAY 83 ; GFX10: image_load_mip v255, [v254, v255, v253], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_1D_ARRAY ; encod… 85 image_load_mip v255, [v254, v255, v253, v255], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_2D_ARRAY 86 ; GFX10: image_load_mip v255, [v254, v255, v253, v255], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_2D_ARRAY ;… [all …]
|
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/test/MC/AMDGPU/ |
H A D | gfx10_asm_ds.s | 1163 ds_mskor_b32 v255, v254, v253 1166 ds_mskor_b32 v0, v254, v253 1169 ds_mskor_b32 v255, v1, v253 1382 ds_write2_b32 v0, v254, v253 1385 ds_write2_b32 v255, v1, v253 1862 ds_cmpst_b32 v0, v254, v253 1865 ds_cmpst_b32 v255, v1, v253 1982 ds_cmpst_f32 v0, v254, v253 1985 ds_cmpst_f32 v255, v1, v253 3893 ds_or_rtn_b32 v0, v254, v253 [all …]
|
/dports/graphics/llvm-mesa/llvm-13.0.1.src/test/MC/AMDGPU/ |
H A D | gfx10_asm_ds.s | 1163 ds_mskor_b32 v255, v254, v253 1166 ds_mskor_b32 v0, v254, v253 1169 ds_mskor_b32 v255, v1, v253 1382 ds_write2_b32 v0, v254, v253 1385 ds_write2_b32 v255, v1, v253 1862 ds_cmpst_b32 v0, v254, v253 1865 ds_cmpst_b32 v255, v1, v253 1982 ds_cmpst_f32 v0, v254, v253 1985 ds_cmpst_f32 v255, v1, v253 3893 ds_or_rtn_b32 v0, v254, v253 [all …]
|
/dports/devel/llvm13/llvm-project-13.0.1.src/llvm/test/MC/AMDGPU/ |
H A D | gfx10_asm_ds.s | 1163 ds_mskor_b32 v255, v254, v253 1166 ds_mskor_b32 v0, v254, v253 1169 ds_mskor_b32 v255, v1, v253 1382 ds_write2_b32 v0, v254, v253 1385 ds_write2_b32 v255, v1, v253 1862 ds_cmpst_b32 v0, v254, v253 1865 ds_cmpst_b32 v255, v1, v253 1982 ds_cmpst_f32 v0, v254, v253 1985 ds_cmpst_f32 v255, v1, v253 3893 ds_or_rtn_b32 v0, v254, v253 [all …]
|
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/test/MC/AMDGPU/ |
H A D | gfx10_asm_ds.s | 1163 ds_mskor_b32 v255, v254, v253 1166 ds_mskor_b32 v0, v254, v253 1169 ds_mskor_b32 v255, v1, v253 1382 ds_write2_b32 v0, v254, v253 1385 ds_write2_b32 v255, v1, v253 1862 ds_cmpst_b32 v0, v254, v253 1865 ds_cmpst_b32 v255, v1, v253 1982 ds_cmpst_f32 v0, v254, v253 1985 ds_cmpst_f32 v255, v1, v253 3893 ds_or_rtn_b32 v0, v254, v253 [all …]
|
H A D | gfx10_asm_mimg.s | 73 image_load_mip v[254:255], [v254, v255, v253], s[0:7] dmask:0xc dim:SQ_RSRC_IMG_2D 74 ; GFX10: image_load_mip v[254:255], [v254, v255, v253], s[0:7] dmask:0xc dim:SQ_RSRC_IMG_2D ; encod… 76 image_load_mip v255, [v254, v255, v253, v252], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_3D 77 ; GFX10: image_load_mip v255, [v254, v255, v253, v252], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_3D ; encod… 79 image_load_mip v255, [v254, v255, v253, v252], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_CUBE 80 ; GFX10: image_load_mip v255, [v254, v255, v253, v252], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_CUBE ; enc… 82 image_load_mip v255, [v254, v255, v253], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_1D_ARRAY 83 ; GFX10: image_load_mip v255, [v254, v255, v253], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_1D_ARRAY ; encod… 85 image_load_mip v255, [v254, v255, v253, v255], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_2D_ARRAY 86 ; GFX10: image_load_mip v255, [v254, v255, v253, v255], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_2D_ARRAY ;… [all …]
|
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/test/MC/AMDGPU/ |
H A D | gfx10_asm_mimg.s | 73 image_load_mip v[254:255], [v254, v255, v253], s[0:7] dmask:0xc dim:SQ_RSRC_IMG_2D 74 ; GFX10: image_load_mip v[254:255], [v254, v255, v253], s[0:7] dmask:0xc dim:SQ_RSRC_IMG_2D ; encod… 76 image_load_mip v255, [v254, v255, v253, v252], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_3D 77 ; GFX10: image_load_mip v255, [v254, v255, v253, v252], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_3D ; encod… 79 image_load_mip v255, [v254, v255, v253, v252], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_CUBE 80 ; GFX10: image_load_mip v255, [v254, v255, v253, v252], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_CUBE ; enc… 82 image_load_mip v255, [v254, v255, v253], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_1D_ARRAY 83 ; GFX10: image_load_mip v255, [v254, v255, v253], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_1D_ARRAY ; encod… 85 image_load_mip v255, [v254, v255, v253, v255], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_2D_ARRAY 86 ; GFX10: image_load_mip v255, [v254, v255, v253, v255], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_2D_ARRAY ;… [all …]
|
H A D | gfx10_asm_all.s | 1165 ds_mskor_b32 v255, v254, v253 1168 ds_mskor_b32 v0, v254, v253 1171 ds_mskor_b32 v255, v1, v253 1384 ds_write2_b32 v0, v254, v253 1387 ds_write2_b32 v255, v1, v253 1864 ds_cmpst_b32 v0, v254, v253 1867 ds_cmpst_b32 v255, v1, v253 1984 ds_cmpst_f32 v0, v254, v253 1987 ds_cmpst_f32 v255, v1, v253 3895 ds_or_rtn_b32 v0, v254, v253 [all …]
|
/dports/devel/llvm10/llvm-10.0.1.src/test/MC/AMDGPU/ |
H A D | gfx10_asm_mimg.s | 73 image_load_mip v[254:255], [v254, v255, v253], s[0:7] dmask:0xc dim:SQ_RSRC_IMG_2D 74 ; GFX10: image_load_mip v[254:255], [v254, v255, v253], s[0:7] dmask:0xc dim:SQ_RSRC_IMG_2D ; encod… 76 image_load_mip v255, [v254, v255, v253, v252], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_3D 77 ; GFX10: image_load_mip v255, [v254, v255, v253, v252], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_3D ; encod… 79 image_load_mip v255, [v254, v255, v253, v252], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_CUBE 80 ; GFX10: image_load_mip v255, [v254, v255, v253, v252], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_CUBE ; enc… 82 image_load_mip v255, [v254, v255, v253], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_1D_ARRAY 83 ; GFX10: image_load_mip v255, [v254, v255, v253], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_1D_ARRAY ; encod… 85 image_load_mip v255, [v254, v255, v253, v255], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_2D_ARRAY 86 ; GFX10: image_load_mip v255, [v254, v255, v253, v255], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_2D_ARRAY ;… [all …]
|
H A D | gfx10_asm_all.s | 1165 ds_mskor_b32 v255, v254, v253 1168 ds_mskor_b32 v0, v254, v253 1171 ds_mskor_b32 v255, v1, v253 1384 ds_write2_b32 v0, v254, v253 1387 ds_write2_b32 v255, v1, v253 1864 ds_cmpst_b32 v0, v254, v253 1867 ds_cmpst_b32 v255, v1, v253 1984 ds_cmpst_f32 v0, v254, v253 1987 ds_cmpst_f32 v255, v1, v253 3895 ds_or_rtn_b32 v0, v254, v253 [all …]
|
/dports/devel/llvm11/llvm-11.0.1.src/test/MC/AMDGPU/ |
H A D | gfx10_asm_mimg.s | 73 image_load_mip v[254:255], [v254, v255, v253], s[0:7] dmask:0xc dim:SQ_RSRC_IMG_2D 74 ; GFX10: image_load_mip v[254:255], [v254, v255, v253], s[0:7] dmask:0xc dim:SQ_RSRC_IMG_2D ; encod… 76 image_load_mip v255, [v254, v255, v253, v252], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_3D 77 ; GFX10: image_load_mip v255, [v254, v255, v253, v252], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_3D ; encod… 79 image_load_mip v255, [v254, v255, v253, v252], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_CUBE 80 ; GFX10: image_load_mip v255, [v254, v255, v253, v252], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_CUBE ; enc… 82 image_load_mip v255, [v254, v255, v253], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_1D_ARRAY 83 ; GFX10: image_load_mip v255, [v254, v255, v253], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_1D_ARRAY ; encod… 85 image_load_mip v255, [v254, v255, v253, v255], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_2D_ARRAY 86 ; GFX10: image_load_mip v255, [v254, v255, v253, v255], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_2D_ARRAY ;… [all …]
|
H A D | gfx10_asm_all.s | 1165 ds_mskor_b32 v255, v254, v253 1168 ds_mskor_b32 v0, v254, v253 1171 ds_mskor_b32 v255, v1, v253 1384 ds_write2_b32 v0, v254, v253 1387 ds_write2_b32 v255, v1, v253 1864 ds_cmpst_b32 v0, v254, v253 1867 ds_cmpst_b32 v255, v1, v253 1984 ds_cmpst_f32 v0, v254, v253 1987 ds_cmpst_f32 v255, v1, v253 3895 ds_or_rtn_b32 v0, v254, v253 [all …]
|
/dports/devel/llvm90/llvm-9.0.1.src/test/MC/AMDGPU/ |
H A D | gfx10_asm_mimg.s | 73 image_load_mip v[254:255], [v254, v255, v253], s[0:7] dmask:0xc dim:SQ_RSRC_IMG_2D 74 ; GFX10: image_load_mip v[254:255], [v254, v255, v253], s[0:7] dmask:0xc dim:SQ_RSRC_IMG_2D ; encod… 76 image_load_mip v255, [v254, v255, v253, v252], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_3D 77 ; GFX10: image_load_mip v255, [v254, v255, v253, v252], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_3D ; encod… 79 image_load_mip v255, [v254, v255, v253, v252], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_CUBE 80 ; GFX10: image_load_mip v255, [v254, v255, v253, v252], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_CUBE ; enc… 82 image_load_mip v255, [v254, v255, v253], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_1D_ARRAY 83 ; GFX10: image_load_mip v255, [v254, v255, v253], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_1D_ARRAY ; encod… 85 image_load_mip v255, [v254, v255, v253, v255], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_2D_ARRAY 86 ; GFX10: image_load_mip v255, [v254, v255, v253, v255], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_2D_ARRAY ;… [all …]
|
H A D | gfx10_asm_all.s | 1165 ds_mskor_b32 v255, v254, v253 1168 ds_mskor_b32 v0, v254, v253 1171 ds_mskor_b32 v255, v1, v253 1384 ds_write2_b32 v0, v254, v253 1387 ds_write2_b32 v255, v1, v253 1924 ds_cmpst_b32 v0, v254, v253 1927 ds_cmpst_b32 v255, v1, v253 2044 ds_cmpst_f32 v0, v254, v253 2047 ds_cmpst_f32 v255, v1, v253 3955 ds_or_rtn_b32 v0, v254, v253 [all …]
|
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/test/MC/AMDGPU/ |
H A D | gfx10_asm_mimg.s | 73 image_load_mip v[254:255], [v254, v255, v253], s[0:7] dmask:0xc dim:SQ_RSRC_IMG_2D 74 ; GFX10: image_load_mip v[254:255], [v254, v255, v253], s[0:7] dmask:0xc dim:SQ_RSRC_IMG_2D ; encod… 76 image_load_mip v255, [v254, v255, v253, v252], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_3D 77 ; GFX10: image_load_mip v255, [v254, v255, v253, v252], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_3D ; encod… 79 image_load_mip v255, [v254, v255, v253, v252], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_CUBE 80 ; GFX10: image_load_mip v255, [v254, v255, v253, v252], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_CUBE ; enc… 82 image_load_mip v255, [v254, v255, v253], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_1D_ARRAY 83 ; GFX10: image_load_mip v255, [v254, v255, v253], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_1D_ARRAY ; encod… 85 image_load_mip v255, [v254, v255, v253, v255], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_2D_ARRAY 86 ; GFX10: image_load_mip v255, [v254, v255, v253, v255], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_2D_ARRAY ;… [all …]
|
H A D | gfx10_asm_all.s | 1165 ds_mskor_b32 v255, v254, v253 1168 ds_mskor_b32 v0, v254, v253 1171 ds_mskor_b32 v255, v1, v253 1384 ds_write2_b32 v0, v254, v253 1387 ds_write2_b32 v255, v1, v253 1864 ds_cmpst_b32 v0, v254, v253 1867 ds_cmpst_b32 v255, v1, v253 1984 ds_cmpst_f32 v0, v254, v253 1987 ds_cmpst_f32 v255, v1, v253 3895 ds_or_rtn_b32 v0, v254, v253 [all …]
|
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/test/MC/AMDGPU/ |
H A D | gfx10_asm_mimg.s | 73 image_load_mip v[254:255], [v254, v255, v253], s[0:7] dmask:0xc dim:SQ_RSRC_IMG_2D 74 ; GFX10: image_load_mip v[254:255], [v254, v255, v253], s[0:7] dmask:0xc dim:SQ_RSRC_IMG_2D ; encod… 76 image_load_mip v255, [v254, v255, v253, v252], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_3D 77 ; GFX10: image_load_mip v255, [v254, v255, v253, v252], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_3D ; encod… 79 image_load_mip v255, [v254, v255, v253, v252], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_CUBE 80 ; GFX10: image_load_mip v255, [v254, v255, v253, v252], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_CUBE ; enc… 82 image_load_mip v255, [v254, v255, v253], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_1D_ARRAY 83 ; GFX10: image_load_mip v255, [v254, v255, v253], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_1D_ARRAY ; encod… 85 image_load_mip v255, [v254, v255, v253, v255], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_2D_ARRAY 86 ; GFX10: image_load_mip v255, [v254, v255, v253, v255], s[0:7] dmask:0x8 dim:SQ_RSRC_IMG_2D_ARRAY ;… [all …]
|
H A D | gfx10_asm_all.s | 1165 ds_mskor_b32 v255, v254, v253 1168 ds_mskor_b32 v0, v254, v253 1171 ds_mskor_b32 v255, v1, v253 1384 ds_write2_b32 v0, v254, v253 1387 ds_write2_b32 v255, v1, v253 1864 ds_cmpst_b32 v0, v254, v253 1867 ds_cmpst_b32 v255, v1, v253 1984 ds_cmpst_f32 v0, v254, v253 1987 ds_cmpst_f32 v255, v1, v253 3895 ds_or_rtn_b32 v0, v254, v253 [all …]
|
/dports/sysutils/vector/lucet-d4fc14a03bdb99ac83173d27fddf1aca48412a86/wasmtime/cranelift/filetests/filetests/isa/x86/ |
H A D | isplit-not-legalized-twice.clif | 13 v252, v253 = isplit v246
|
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/test/CodeGen/AMDGPU/ |
H A D | reserve-vgpr-for-sgpr-spill.ll | 49 ,~{v250},~{v251},~{v252},~{v253},~{v254}" () #0 94 ,~{v250},~{v251},~{v252},~{v253}" () #0 136 ,~{v250},~{v251},~{v252},~{v253}" () #0 185 ,~{v250},~{v251},~{v252},~{v253},~{v254}" () #0
|
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/test/CodeGen/AMDGPU/ |
H A D | reserve-vgpr-for-sgpr-spill.ll | 49 ,~{v250},~{v251},~{v252},~{v253},~{v254}" () #0 94 ,~{v250},~{v251},~{v252},~{v253}" () #0 136 ,~{v250},~{v251},~{v252},~{v253}" () #0 185 ,~{v250},~{v251},~{v252},~{v253},~{v254}" () #0
|
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/test/CodeGen/AMDGPU/ |
H A D | reserve-vgpr-for-sgpr-spill.ll | 49 ,~{v250},~{v251},~{v252},~{v253},~{v254}" () #0 94 ,~{v250},~{v251},~{v252},~{v253}" () #0 136 ,~{v250},~{v251},~{v252},~{v253}" () #0 185 ,~{v250},~{v251},~{v252},~{v253},~{v254}" () #0
|