Home
last modified time | relevance | path

Searched refs:v_cmp_eq_u64_e64 (Results 1 – 25 of 319) sorted by relevance

12345678910>>...13

/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/test/CodeGen/AMDGPU/
H A Dmubuf-legalize-operands.ll16 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[2:3]
34 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[2:3]
59 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[2:3]
77 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[6:7]
99 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[2:3]
117 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[6:7]
150 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[2:3]
171 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[6:7]
196 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[2:3]
217 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[6:7]
[all …]
H A Dshift-i128.ll458 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[18:19], 0
468 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
479 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[22:23], 0
489 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[2:3], 0
528 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[18:19], 0
538 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
549 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[22:23], 0
559 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[2:3], 0
596 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[18:19], 0
606 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
[all …]
/dports/devel/llvm10/llvm-10.0.1.src/test/CodeGen/AMDGPU/
H A Dmubuf-legalize-operands.ll16 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[2:3]
34 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[2:3]
59 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[2:3]
77 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[6:7]
99 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[2:3]
117 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[6:7]
150 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[2:3]
171 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[6:7]
196 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[2:3]
217 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[6:7]
[all …]
H A Dshift-i128.ll308 ; GCN-NEXT: v_cmp_eq_u64_e64 s[6:7], 0, v[10:11]
324 ; GCN-NEXT: v_cmp_eq_u64_e64 s[8:9], 0, v[14:15]
471 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
482 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[6:7], 0
500 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
545 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
555 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[6:7], 0
571 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
617 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
627 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[6:7], 0
[all …]
/dports/devel/llvm11/llvm-11.0.1.src/test/CodeGen/AMDGPU/
H A Dmubuf-legalize-operands.ll16 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[2:3]
34 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[2:3]
59 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[2:3]
77 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[6:7]
99 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[2:3]
117 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[6:7]
150 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[2:3]
171 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[6:7]
196 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[2:3]
217 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[6:7]
[all …]
H A Dshift-i128.ll458 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[18:19], 0
468 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
479 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[22:23], 0
489 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[2:3], 0
528 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[18:19], 0
538 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
549 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[22:23], 0
559 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[2:3], 0
596 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[18:19], 0
606 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
[all …]
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/test/CodeGen/AMDGPU/
H A Dmubuf-legalize-operands.ll16 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[2:3]
34 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[2:3]
59 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[2:3]
77 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[6:7]
99 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[2:3]
117 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[6:7]
150 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[2:3]
171 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[6:7]
196 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[2:3]
217 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[6:7]
[all …]
H A Dshift-i128.ll308 ; GCN-NEXT: v_cmp_eq_u64_e64 s[6:7], 0, v[10:11]
324 ; GCN-NEXT: v_cmp_eq_u64_e64 s[8:9], 0, v[14:15]
471 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
482 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[6:7], 0
500 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
545 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
555 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[6:7], 0
571 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
617 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
627 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[6:7], 0
[all …]
/dports/devel/llvm90/llvm-9.0.1.src/test/CodeGen/AMDGPU/
H A Dmubuf-legalize-operands.ll16 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[2:3]
34 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[2:3]
59 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[2:3]
77 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[6:7]
99 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[2:3]
117 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[6:7]
150 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[2:3]
171 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[6:7]
196 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[2:3]
217 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v[6:7]
[all …]
H A Dshift-i128.ll305 ; GCN-NEXT: v_cmp_eq_u64_e64 s[6:7], 0, v[10:11]
324 ; GCN-NEXT: v_cmp_eq_u64_e64 s[8:9], 0, v[14:15]
468 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
479 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[6:7], 0
497 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
542 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
552 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[6:7], 0
568 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
614 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
624 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[6:7], 0
[all …]
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/test/CodeGen/AMDGPU/
H A Dmubuf-legalize-operands.ll16 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
34 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
59 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
77 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
99 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
117 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
150 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
171 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
196 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
217 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
[all …]
H A Dshift-i128.ll304 ; GCN-NEXT: v_cmp_eq_u64_e64 s[6:7], 0, v[10:11]
320 ; GCN-NEXT: v_cmp_eq_u64_e64 s[8:9], 0, v[14:15]
330 ; GCN-NEXT: v_cmp_eq_u64_e64 s[6:7], 0, v[14:15]
353 ; GCN-NEXT: v_cmp_eq_u64_e64 s[6:7], 0, v[10:11]
369 ; GCN-NEXT: v_cmp_eq_u64_e64 s[8:9], 0, v[14:15]
467 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
488 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[2:3], 0
537 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
558 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[2:3], 0
606 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
[all …]
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/test/CodeGen/AMDGPU/
H A Dmubuf-legalize-operands.ll16 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
33 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
57 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
74 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
95 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
112 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
144 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
164 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
188 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
208 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
[all …]
H A Dshift-i128.ll310 ; GCN-NEXT: v_cmp_eq_u64_e64 s[6:7], 0, v[10:11]
328 ; GCN-NEXT: v_cmp_eq_u64_e64 s[8:9], 0, v[14:15]
335 ; GCN-NEXT: v_cmp_eq_u64_e64 s[6:7], 0, v[14:15]
359 ; GCN-NEXT: v_cmp_eq_u64_e64 s[6:7], 0, v[10:11]
377 ; GCN-NEXT: v_cmp_eq_u64_e64 s[8:9], 0, v[14:15]
472 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
493 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[2:3], 0
542 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
563 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[2:3], 0
612 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
[all …]
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/test/CodeGen/AMDGPU/
H A Dmubuf-legalize-operands.ll16 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
33 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
57 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
74 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
95 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
112 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
144 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
164 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
188 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
208 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
[all …]
H A Dshift-i128.ll303 ; GCN-NEXT: v_cmp_eq_u64_e64 s[6:7], 0, v[10:11]
319 ; GCN-NEXT: v_cmp_eq_u64_e64 s[8:9], 0, v[14:15]
329 ; GCN-NEXT: v_cmp_eq_u64_e64 s[6:7], 0, v[14:15]
352 ; GCN-NEXT: v_cmp_eq_u64_e64 s[6:7], 0, v[10:11]
368 ; GCN-NEXT: v_cmp_eq_u64_e64 s[8:9], 0, v[14:15]
466 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
487 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[2:3], 0
536 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
557 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[2:3], 0
606 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
[all …]
/dports/graphics/llvm-mesa/llvm-13.0.1.src/test/CodeGen/AMDGPU/
H A Dmubuf-legalize-operands.ll16 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
33 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
57 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
74 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
95 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
112 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
144 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
164 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
188 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
208 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
[all …]
H A Dshift-i128.ll303 ; GCN-NEXT: v_cmp_eq_u64_e64 s[6:7], 0, v[10:11]
319 ; GCN-NEXT: v_cmp_eq_u64_e64 s[8:9], 0, v[14:15]
329 ; GCN-NEXT: v_cmp_eq_u64_e64 s[6:7], 0, v[14:15]
352 ; GCN-NEXT: v_cmp_eq_u64_e64 s[6:7], 0, v[10:11]
368 ; GCN-NEXT: v_cmp_eq_u64_e64 s[8:9], 0, v[14:15]
466 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
487 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[2:3], 0
536 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
557 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[2:3], 0
606 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
[all …]
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/test/CodeGen/AMDGPU/
H A Dmubuf-legalize-operands.ll16 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
34 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
59 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
77 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
99 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
117 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
150 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
171 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
196 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
217 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
[all …]
H A Dshift-i128.ll304 ; GCN-NEXT: v_cmp_eq_u64_e64 s[6:7], 0, v[10:11]
320 ; GCN-NEXT: v_cmp_eq_u64_e64 s[8:9], 0, v[14:15]
330 ; GCN-NEXT: v_cmp_eq_u64_e64 s[6:7], 0, v[14:15]
353 ; GCN-NEXT: v_cmp_eq_u64_e64 s[6:7], 0, v[10:11]
369 ; GCN-NEXT: v_cmp_eq_u64_e64 s[8:9], 0, v[14:15]
467 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
488 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[2:3], 0
537 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
558 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[2:3], 0
606 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
[all …]
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/test/CodeGen/AMDGPU/
H A Dmubuf-legalize-operands.ll16 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
33 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
57 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
74 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
95 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
112 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
144 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
164 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
188 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
208 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
[all …]
H A Dshift-i128.ll303 ; GCN-NEXT: v_cmp_eq_u64_e64 s[6:7], 0, v[10:11]
319 ; GCN-NEXT: v_cmp_eq_u64_e64 s[8:9], 0, v[14:15]
329 ; GCN-NEXT: v_cmp_eq_u64_e64 s[6:7], 0, v[14:15]
352 ; GCN-NEXT: v_cmp_eq_u64_e64 s[6:7], 0, v[10:11]
368 ; GCN-NEXT: v_cmp_eq_u64_e64 s[8:9], 0, v[14:15]
466 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
487 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[2:3], 0
536 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
557 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[2:3], 0
606 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
[all …]
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/test/CodeGen/AMDGPU/
H A Dmubuf-legalize-operands.ll16 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
34 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
59 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
77 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
99 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
117 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
150 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
171 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
196 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
217 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
[all …]
H A Dshift-i128.ll304 ; GCN-NEXT: v_cmp_eq_u64_e64 s[6:7], 0, v[10:11]
320 ; GCN-NEXT: v_cmp_eq_u64_e64 s[8:9], 0, v[14:15]
330 ; GCN-NEXT: v_cmp_eq_u64_e64 s[6:7], 0, v[14:15]
353 ; GCN-NEXT: v_cmp_eq_u64_e64 s[6:7], 0, v[10:11]
369 ; GCN-NEXT: v_cmp_eq_u64_e64 s[8:9], 0, v[14:15]
467 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
488 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[2:3], 0
537 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
558 ; GCN-NEXT: v_cmp_eq_u64_e64 s[2:3], s[2:3], 0
606 ; GCN-NEXT: v_cmp_eq_u64_e64 s[0:1], s[0:1], 0
[all …]
/dports/devel/llvm13/llvm-project-13.0.1.src/llvm/test/CodeGen/AMDGPU/
H A Dmubuf-legalize-operands.ll16 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
33 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
57 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
74 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
95 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
112 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
144 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
164 ; W64: v_cmp_eq_u64_e64 [[CMP0:s\[[0-9]+:[0-9]+\]]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[V…
188 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
208 ; W32: v_cmp_eq_u64_e64 [[CMP0:s[0-9]+]], s{{\[}}[[SRSRC2]]:[[SRSRC3]]{{\]}}, v{{\[}}[[VRSRC2]]:[[V…
[all …]

12345678910>>...13