/dports/misc/rump/buildrump.sh-b914579/src/sys/external/bsd/drm2/dist/drm/radeon/ |
H A D | rv770_dpm.c | 576 if (vddc <= pi->vddc_table[i].vddc) { in rv770_populate_vddc_value() 1119 pi->vddc_table[i].high_smio; in rv770_populate_smc_vddc_table() 1121 cpu_to_be32(pi->vddc_table[i].low_smio); in rv770_populate_smc_vddc_table() 1131 pi->vddc_table[i].vddc)); in rv770_populate_smc_vddc_table() 1135 pi->vddc_table[i].vddc_index; in rv770_populate_smc_vddc_table() 1251 pi->vddc_table[i].vddc, in rv770_construct_vddc_table() 1255 pi->vddc_table[i].high_smio = 0; in rv770_construct_vddc_table() 1258 if ((pi->vddc_table[i].low_smio != in rv770_construct_vddc_table() 1259 pi->vddc_table[i - 1].low_smio ) || in rv770_construct_vddc_table() 1260 (pi->vddc_table[i].high_smio != in rv770_construct_vddc_table() [all …]
|
H A D | ci_dpm.h | 69 struct ci_single_dpm_table vddc_table; member
|
H A D | rv770_dpm.h | 105 struct vddc_table_entry vddc_table[MAX_NO_VREG_STEPS]; member
|
H A D | ci_dpm.c | 2999 &pi->dpm_table.vddc_table, in ci_setup_default_dpm_tables() 3033 pi->dpm_table.vddc_table.dpm_levels[i].value = in ci_setup_default_dpm_tables() 3035 pi->dpm_table.vddc_table.dpm_levels[i].param1 = in ci_setup_default_dpm_tables() 3037 pi->dpm_table.vddc_table.dpm_levels[i].enabled = true; in ci_setup_default_dpm_tables() 3039 pi->dpm_table.vddc_table.count = allowed_sclk_vddc_table->count; in ci_setup_default_dpm_tables() 3314 struct radeon_clock_voltage_dependency_table *vddc_table = in ci_apply_disp_minimum_voltage_request() local 3329 for (i = 0; i < vddc_table->count; i++) { in ci_apply_disp_minimum_voltage_request() 3330 if (requested_voltage <= vddc_table->entries[i].v) { in ci_apply_disp_minimum_voltage_request() 3331 requested_voltage = vddc_table->entries[i].v; in ci_apply_disp_minimum_voltage_request()
|
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/radeon/ |
H A D | rv770_dpm.c | 580 if (vddc <= pi->vddc_table[i].vddc) { in rv770_populate_vddc_value() 1123 pi->vddc_table[i].high_smio; in rv770_populate_smc_vddc_table() 1125 cpu_to_be32(pi->vddc_table[i].low_smio); in rv770_populate_smc_vddc_table() 1135 pi->vddc_table[i].vddc)); in rv770_populate_smc_vddc_table() 1139 pi->vddc_table[i].vddc_index; in rv770_populate_smc_vddc_table() 1255 pi->vddc_table[i].vddc, in rv770_construct_vddc_table() 1259 pi->vddc_table[i].high_smio = 0; in rv770_construct_vddc_table() 1262 if ((pi->vddc_table[i].low_smio != in rv770_construct_vddc_table() 1263 pi->vddc_table[i - 1].low_smio ) || in rv770_construct_vddc_table() 1264 (pi->vddc_table[i].high_smio != in rv770_construct_vddc_table() [all …]
|
H A D | ci_dpm.h | 72 struct ci_single_dpm_table vddc_table; member
|
H A D | rv770_dpm.h | 106 struct vddc_table_entry vddc_table[MAX_NO_VREG_STEPS]; member
|
H A D | ci_dpm.c | 3434 &pi->dpm_table.vddc_table, in ci_setup_default_dpm_tables() 3470 pi->dpm_table.vddc_table.dpm_levels[i].value = in ci_setup_default_dpm_tables() 3472 pi->dpm_table.vddc_table.dpm_levels[i].param1 = in ci_setup_default_dpm_tables() 3474 pi->dpm_table.vddc_table.dpm_levels[i].enabled = true; in ci_setup_default_dpm_tables() 3476 pi->dpm_table.vddc_table.count = allowed_sclk_vddc_table->count; in ci_setup_default_dpm_tables() 3751 struct radeon_clock_voltage_dependency_table *vddc_table = in ci_apply_disp_minimum_voltage_request() local 3766 for (i = 0; i < vddc_table->count; i++) { in ci_apply_disp_minimum_voltage_request() 3767 if (requested_voltage <= vddc_table->entries[i].v) { in ci_apply_disp_minimum_voltage_request() 3768 requested_voltage = vddc_table->entries[i].v; in ci_apply_disp_minimum_voltage_request()
|
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/radeon/ |
H A D | rv770_dpm.c | 580 if (vddc <= pi->vddc_table[i].vddc) { in rv770_populate_vddc_value() 1123 pi->vddc_table[i].high_smio; in rv770_populate_smc_vddc_table() 1125 cpu_to_be32(pi->vddc_table[i].low_smio); in rv770_populate_smc_vddc_table() 1135 pi->vddc_table[i].vddc)); in rv770_populate_smc_vddc_table() 1139 pi->vddc_table[i].vddc_index; in rv770_populate_smc_vddc_table() 1255 pi->vddc_table[i].vddc, in rv770_construct_vddc_table() 1259 pi->vddc_table[i].high_smio = 0; in rv770_construct_vddc_table() 1262 if ((pi->vddc_table[i].low_smio != in rv770_construct_vddc_table() 1263 pi->vddc_table[i - 1].low_smio ) || in rv770_construct_vddc_table() 1264 (pi->vddc_table[i].high_smio != in rv770_construct_vddc_table() [all …]
|
H A D | ci_dpm.h | 72 struct ci_single_dpm_table vddc_table; member
|
H A D | rv770_dpm.h | 106 struct vddc_table_entry vddc_table[MAX_NO_VREG_STEPS]; member
|
H A D | ci_dpm.c | 3434 &pi->dpm_table.vddc_table, in ci_setup_default_dpm_tables() 3470 pi->dpm_table.vddc_table.dpm_levels[i].value = in ci_setup_default_dpm_tables() 3472 pi->dpm_table.vddc_table.dpm_levels[i].param1 = in ci_setup_default_dpm_tables() 3474 pi->dpm_table.vddc_table.dpm_levels[i].enabled = true; in ci_setup_default_dpm_tables() 3476 pi->dpm_table.vddc_table.count = allowed_sclk_vddc_table->count; in ci_setup_default_dpm_tables() 3751 struct radeon_clock_voltage_dependency_table *vddc_table = in ci_apply_disp_minimum_voltage_request() local 3766 for (i = 0; i < vddc_table->count; i++) { in ci_apply_disp_minimum_voltage_request() 3767 if (requested_voltage <= vddc_table->entries[i].v) { in ci_apply_disp_minimum_voltage_request() 3768 requested_voltage = vddc_table->entries[i].v; in ci_apply_disp_minimum_voltage_request()
|
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/radeon/ |
H A D | rv770_dpm.c | 580 if (vddc <= pi->vddc_table[i].vddc) { in rv770_populate_vddc_value() 1123 pi->vddc_table[i].high_smio; in rv770_populate_smc_vddc_table() 1125 cpu_to_be32(pi->vddc_table[i].low_smio); in rv770_populate_smc_vddc_table() 1135 pi->vddc_table[i].vddc)); in rv770_populate_smc_vddc_table() 1139 pi->vddc_table[i].vddc_index; in rv770_populate_smc_vddc_table() 1255 pi->vddc_table[i].vddc, in rv770_construct_vddc_table() 1259 pi->vddc_table[i].high_smio = 0; in rv770_construct_vddc_table() 1262 if ((pi->vddc_table[i].low_smio != in rv770_construct_vddc_table() 1263 pi->vddc_table[i - 1].low_smio ) || in rv770_construct_vddc_table() 1264 (pi->vddc_table[i].high_smio != in rv770_construct_vddc_table() [all …]
|
H A D | ci_dpm.h | 72 struct ci_single_dpm_table vddc_table; member
|
H A D | rv770_dpm.h | 106 struct vddc_table_entry vddc_table[MAX_NO_VREG_STEPS]; member
|
H A D | ci_dpm.c | 3434 &pi->dpm_table.vddc_table, in ci_setup_default_dpm_tables() 3470 pi->dpm_table.vddc_table.dpm_levels[i].value = in ci_setup_default_dpm_tables() 3472 pi->dpm_table.vddc_table.dpm_levels[i].param1 = in ci_setup_default_dpm_tables() 3474 pi->dpm_table.vddc_table.dpm_levels[i].enabled = true; in ci_setup_default_dpm_tables() 3476 pi->dpm_table.vddc_table.count = allowed_sclk_vddc_table->count; in ci_setup_default_dpm_tables() 3751 struct radeon_clock_voltage_dependency_table *vddc_table = in ci_apply_disp_minimum_voltage_request() local 3766 for (i = 0; i < vddc_table->count; i++) { in ci_apply_disp_minimum_voltage_request() 3767 if (requested_voltage <= vddc_table->entries[i].v) { in ci_apply_disp_minimum_voltage_request() 3768 requested_voltage = vddc_table->entries[i].v; in ci_apply_disp_minimum_voltage_request()
|
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/pm/powerplay/hwmgr/ |
H A D | smu_helper.c | 551 struct phm_ppt_v1_clock_voltage_dependency_table *vddc_table; in phm_apply_dal_min_voltage_request() local 567 vddc_table = table_info->vdd_dep_on_sclk; in phm_apply_dal_min_voltage_request() 568 for (i = 0; i < vddc_table->count; i++) { in phm_apply_dal_min_voltage_request() 569 if (req_vddc <= vddc_table->entries[i].vddc) { in phm_apply_dal_min_voltage_request() 570 req_volt = (((uint32_t)vddc_table->entries[i].vddc) * VOLTAGE_SCALE); in phm_apply_dal_min_voltage_request()
|
H A D | smu8_hwmgr.c | 443 struct phm_clock_voltage_dependency_table *vddc_table = in smu8_upload_pptable_to_smu() local 465 PP_ASSERT_WITH_CODE((vddc_table->count <= SMU8_MAX_HARDWARE_POWERLEVELS), in smu8_upload_pptable_to_smu() 480 (i < vddc_table->count) ? (uint8_t)vddc_table->entries[i].v : 0; in smu8_upload_pptable_to_smu() 482 (i < vddc_table->count) ? vddc_table->entries[i].clk : 0; in smu8_upload_pptable_to_smu()
|
H A D | smu7_hwmgr.h | 107 struct smu7_single_dpm_table vddc_table; member
|
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/pm/powerplay/hwmgr/ |
H A D | smu_helper.c | 551 struct phm_ppt_v1_clock_voltage_dependency_table *vddc_table; in phm_apply_dal_min_voltage_request() local 567 vddc_table = table_info->vdd_dep_on_sclk; in phm_apply_dal_min_voltage_request() 568 for (i = 0; i < vddc_table->count; i++) { in phm_apply_dal_min_voltage_request() 569 if (req_vddc <= vddc_table->entries[i].vddc) { in phm_apply_dal_min_voltage_request() 570 req_volt = (((uint32_t)vddc_table->entries[i].vddc) * VOLTAGE_SCALE); in phm_apply_dal_min_voltage_request()
|
H A D | smu8_hwmgr.c | 443 struct phm_clock_voltage_dependency_table *vddc_table = in smu8_upload_pptable_to_smu() local 465 PP_ASSERT_WITH_CODE((vddc_table->count <= SMU8_MAX_HARDWARE_POWERLEVELS), in smu8_upload_pptable_to_smu() 480 (i < vddc_table->count) ? (uint8_t)vddc_table->entries[i].v : 0; in smu8_upload_pptable_to_smu() 482 (i < vddc_table->count) ? vddc_table->entries[i].clk : 0; in smu8_upload_pptable_to_smu()
|
H A D | smu7_hwmgr.h | 107 struct smu7_single_dpm_table vddc_table; member
|
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/pm/powerplay/hwmgr/ |
H A D | smu_helper.c | 551 struct phm_ppt_v1_clock_voltage_dependency_table *vddc_table; in phm_apply_dal_min_voltage_request() local 567 vddc_table = table_info->vdd_dep_on_sclk; in phm_apply_dal_min_voltage_request() 568 for (i = 0; i < vddc_table->count; i++) { in phm_apply_dal_min_voltage_request() 569 if (req_vddc <= vddc_table->entries[i].vddc) { in phm_apply_dal_min_voltage_request() 570 req_volt = (((uint32_t)vddc_table->entries[i].vddc) * VOLTAGE_SCALE); in phm_apply_dal_min_voltage_request()
|
H A D | smu8_hwmgr.c | 443 struct phm_clock_voltage_dependency_table *vddc_table = in smu8_upload_pptable_to_smu() local 465 PP_ASSERT_WITH_CODE((vddc_table->count <= SMU8_MAX_HARDWARE_POWERLEVELS), in smu8_upload_pptable_to_smu() 480 (i < vddc_table->count) ? (uint8_t)vddc_table->entries[i].v : 0; in smu8_upload_pptable_to_smu() 482 (i < vddc_table->count) ? vddc_table->entries[i].clk : 0; in smu8_upload_pptable_to_smu()
|
H A D | smu7_hwmgr.h | 107 struct smu7_single_dpm_table vddc_table; member
|