Home
last modified time | relevance | path

Searched refs:vhdl_arch (Results 1 – 6 of 6) sorted by relevance

/dports/cad/iverilog/verilog-11.0/tgt-vhdl/
H A Dlogic.cc63 static void bufif_logic(vhdl_arch *arch, ivl_net_logic_t log, bool if0) in bufif_logic()
107 static void comb_udp_logic(vhdl_arch *arch, ivl_net_logic_t log) in comb_udp_logic()
174 static void seq_udp_logic(vhdl_arch *arch, ivl_net_logic_t log) in seq_udp_logic()
223 static void udp_logic(vhdl_arch *arch, ivl_net_logic_t log) in udp_logic()
263 void draw_logic(vhdl_arch *arch, ivl_net_logic_t log) in draw_logic()
H A Dvhdl_target.h22 int draw_lpm(vhdl_arch *arch, ivl_lpm_t lpm);
23 void draw_logic(vhdl_arch *arch, ivl_net_logic_t log);
H A Dvhdl_syntax.hh34 class vhdl_arch;
879 class vhdl_arch : public vhdl_element { class
881 vhdl_arch(const string& entity, const string& name) in vhdl_arch() function in vhdl_arch
883 virtual ~vhdl_arch();
903 vhdl_entity(const string& name, vhdl_arch *arch, int depth=0);
908 vhdl_arch *get_arch() const { return arch_; } in get_arch()
922 vhdl_arch *arch_; // Entity may only have a single architecture
H A Dvhdl_syntax.cc114 vhdl_entity::vhdl_entity(const string& name, vhdl_arch *arch, int depth__) in vhdl_entity()
178 vhdl_arch::~vhdl_arch() in ~vhdl_arch()
183 void vhdl_arch::add_stmt(vhdl_process *proc) in add_stmt()
189 void vhdl_arch::add_stmt(vhdl_conc_stmt *stmt) in add_stmt()
194 void vhdl_arch::emit(std::ostream &of, int level) const in emit()
H A Dscope.cc378 static void declare_logic(vhdl_arch *arch, ivl_scope_t scope) in declare_logic()
665 static void declare_lpm(vhdl_arch *arch, ivl_scope_t scope) in declare_lpm()
925 vhdl_arch *arch = new vhdl_arch(tname, "from_verilog"); in create_skeleton_entity_for()
1170 vhdl_arch *parent_arch = parent_ent->get_arch(); in draw_hierarchy()
H A Dlpm.cc291 static int draw_mux_lpm(vhdl_arch *arch, ivl_lpm_t lpm) in draw_mux_lpm()
323 int draw_lpm(vhdl_arch *arch, ivl_lpm_t lpm) in draw_lpm()