Home
last modified time | relevance | path

Searched refs:vpiEdge (Results 1 – 10 of 10) sorted by relevance

/dports/cad/iverilog/verilog-11.0/vpi/
H A Dsys_sdf.c176 if (vpi_edge != vpiNoEdge && vpi_get(vpiEdge,path_t_in) != vpi_edge) in sdf_iopath_delays()
/dports/cad/iverilog/verilog-11.0/
H A Dvpi_user.h365 #define vpiEdge 36 macro
/dports/cad/gplcver/gplcver-2.12a.src/pli_incs/
H A Dvpi_user.h333 #define vpiEdge 36 /* edge type of module path: */ macro
/dports/cad/gtkwave/gtkwave-3.3.107/contrib/vpi/
H A Dvpi_user.h333 #define vpiEdge 36 /* edge type of module path: */ macro
/dports/cad/verilator/verilator-4.216/include/vltstd/
H A Dvpi_user.h406 #define vpiEdge 36 /* edge type of module path: */ macro
/dports/cad/ghdl/ghdl-1.0.0/src/grt/
H A Dvpi_user.h406 #define vpiEdge 36 /* edge type of module path: */ macro
/dports/cad/iverilog/verilog-11.0/vvp/
H A Ddelay.cc975 case vpiEdge: in pathterm_get()
/dports/cad/gplcver/gplcver-2.12a.src/src/
H A Dv_vpi2.c6015 case vpiEdge: in tchktermprop_vpiget()
6099 case vpiEdge: in pthtermprop_vpiget()
H A Dv_vpi3.c7072 { "vpiEdge", vpiEdge },
H A Dv_acc.c1381 rv = vpi_get(vpiEdge, (vpiHandle) acc_object); in acc_fetch_edge()