Home
last modified time | relevance | path

Searched refs:vssub_vv (Results 1 – 14 of 14) sorted by relevance

/dports/lang/v8/v8-9.6.180.12/test/cctest/
H A Dtest-disasm-riscv64.cc548 COMPARE(vssub_vv(v2, v3, v4), "8e320157 vssub.vv v2, v3, v4"); in TEST()
/dports/emulators/qemu5/qemu-5.2.0/target/riscv/
H A Dinsn32.decode435 vssub_vv 100011 . ..... ..... 000 ..... 1010111 @r_vm
/dports/emulators/riscv-isa-sim/riscv-isa-sim-4f12984/riscv/
H A Driscv.mk.in637 vssub_vv \
H A Dencoding.h3838 DECLARE_INSN(vssub_vv, MATCH_VSSUB_VV, MASK_VSSUB_VV)
/dports/emulators/qemu60/qemu-6.0.0/target/riscv/
H A Dinsn32.decode435 vssub_vv 100011 . ..... ..... 000 ..... 1010111 @r_vm
/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/target/riscv/
H A Dinsn32.decode491 vssub_vv 100011 . ..... ..... 000 ..... 1010111 @r_vm
/dports/emulators/qemu/qemu-6.2.0/target/riscv/
H A Dinsn32.decode491 vssub_vv 100011 . ..... ..... 000 ..... 1010111 @r_vm
/dports/lang/v8/v8-9.6.180.12/src/compiler/backend/riscv64/
H A Dcode-generator-riscv64.cc1969 __ vssub_vv(i.OutputSimd128Register(), i.InputSimd128Register(0), in AssembleArchInstruction() local
1987 __ vssub_vv(i.OutputSimd128Register(), i.InputSimd128Register(0), in AssembleArchInstruction() local
/dports/devel/openocd/openocd-0.11.0/src/target/riscv/
H A Dencoding.h2622 DECLARE_INSN(vssub_vv, MATCH_VSSUB_VV, MASK_VSSUB_VV)
/dports/lang/v8/v8-9.6.180.12/src/wasm/baseline/riscv64/
H A Dliftoff-assembler-riscv64.h2190 vssub_vv(dst.fp().toV(), lhs.fp().toV(), rhs.fp().toV()); in emit_i8x16_sub_sat_s()
/dports/emulators/qemu5/qemu-5.2.0/target/riscv/insn_trans/
H A Dtrans_rvv.c.inc1757 GEN_OPIVV_TRANS(vssub_vv, opivv_check)
/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/target/riscv/insn_trans/
H A Dtrans_rvv.c.inc1717 GEN_OPIVV_TRANS(vssub_vv, opivv_check)
/dports/emulators/qemu/qemu-6.2.0/target/riscv/insn_trans/
H A Dtrans_rvv.c.inc1721 GEN_OPIVV_TRANS(vssub_vv, opivv_check)
/dports/emulators/qemu60/qemu-6.0.0/target/riscv/insn_trans/
H A Dtrans_rvv.c.inc1757 GEN_OPIVV_TRANS(vssub_vv, opivv_check)