Home
last modified time | relevance | path

Searched refs:BIT_7 (Results 1 – 3 of 3) sorted by relevance

/dragonfly/sys/dev/netif/msk/
H A Dif_mskreg.h182 #define BIT_7 (1 << 7) macro
300 #define PCI_EXT_PATCH_3 BIT_7
794 #define CS_ST_SW_IRQ BIT_7 /* Set IRQ SW Request */
807 #define PC_VAUX_ENA BIT_7 /* Switch VAUX Enable */
837 #define Y2_IS_PSM_ACK BIT_7 /* PSM Ack (Yukon Optima) */
1106 #define BMU_FIFO_OP_ON BIT_7 /* FIFO Operational On */
1228 #define WOL_CTL_ENA_PME_ON_PATTERN BIT_7
1249 #define WOL_PATT_FORCE_PME BIT_7 /* Generates a PME */
1356 #define PHY_M_AN_PC_X BIT_7 /* MAC Pause implemented */
1562 #define PHY_M_UNDOC1 BIT_7 /* undocumented bit !! */
[all …]
/dragonfly/sys/dev/netif/re/
H A Dre.c6282 data16 |= BIT_7; in re_hw_start_unlock()
6435 data16 |= BIT_7; in re_hw_start_unlock()
6882 data16 |= BIT_7; in re_hw_start_unlock()
7471 data16 &= ~(BIT_7); in re_hw_start_unlock_8125()
7485 data16 |= BIT_7; in re_hw_start_unlock_8125()
10184 PhyRegValue |= (BIT_7); in re_phy_ram_code_check()
10609 PhyRegValue &= ~(BIT_7); in re_set_phy_mcu_8168e_1()
10613 PhyRegValue &= ~(BIT_7); in re_set_phy_mcu_8168e_1()
11993 PhyRegValue &= ~(BIT_7); in re_set_phy_mcu_8168e_2()
13365 PhyRegValue |= BIT_7; in re_set_phy_mcu_8168e_2()
[all …]
H A Dre.h1002 BIT_7 = (1 << 7), enumerator