Home
last modified time | relevance | path

Searched refs:BIT_9 (Results 1 – 3 of 3) sorted by relevance

/dragonfly/sys/dev/netif/msk/
H A Dif_mskreg.h180 #define BIT_9 (1 << 9) macro
283 #define PCI_BURST_DIS BIT_9 /* Burst Disable */
297 #define PCI_PATCH_DIR_1 BIT_9
835 #define Y2_IS_CHK_TXS2 BIT_9 /* Descriptor error TXS 2 */
1004 #define GLB_GPIO_RAND_BIT_1 BIT_9 /* Random Bit 1 */
1104 #define BMU_STOP BIT_9 /* Stop Rx/Tx Queue */
1226 #define WOL_CTL_ENA_PME_ON_MAGIC_PKT BIT_9
1450 #define PHY_M_IS_SYMB_ERROR BIT_9 /* Symbol Error */
1616 #define PHY_M_FIB_SIGD_POL BIT_9 /* SIGDET Polarity */
1903 #define GMR_FS_BC BIT_9 /* Broadcast Packet */
[all …]
/dragonfly/sys/dev/netif/re/
H A Dre.c6286 data16 |= (BIT_2 | BIT_5 | BIT_9); in re_hw_start_unlock()
6293 BIT_9 in re_hw_start_unlock()
6439 data16 |= (BIT_2 | BIT_5 | BIT_9); in re_hw_start_unlock()
6446 BIT_9 in re_hw_start_unlock()
6528 BIT_9 in re_hw_start_unlock()
9232 ClearEthPhyBit(sc, 0x14, BIT_9); in re_ifmedia_upd()
9335 ClearEthPhyOcpBit(sc, 0xA428, BIT_9); in re_ifmedia_upd_8125()
9715 SetEthPhyBit(sc, 0x11, BIT_9); in re_enable_EEE()
10053 ClearEthPhyBit(sc, 0x11, BIT_9); in re_disable_EEE()
21154 PhyRegValue &= ~(BIT_9); in re_set_phy_mcu_8168g_1()
[all …]
H A Dre.h1004 BIT_9 = (1 << 9), enumerator