Home
last modified time | relevance | path

Searched refs:CC_GC_EDC_CONFIG__DIS_EDC_MASK (Results 1 – 5 of 5) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h4677 #define CC_GC_EDC_CONFIG__DIS_EDC_MASK 0x2 macro
H A Dgfx_8_0_sh_mask.h5405 #define CC_GC_EDC_CONFIG__DIS_EDC_MASK 0x2 macro
H A Dgfx_8_1_sh_mask.h5935 #define CC_GC_EDC_CONFIG__DIS_EDC_MASK 0x2 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h11631 #define CC_GC_EDC_CONFIG__DIS_EDC_MASK macro
H A Dgc_9_1_sh_mask.h13186 #define CC_GC_EDC_CONFIG__DIS_EDC_MASK macro