Home
last modified time | relevance | path

Searched refs:CGTS_CU5_SP0_CTRL_REG__SP01__SHIFT (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h9822 #define CGTS_CU5_SP0_CTRL_REG__SP01__SHIFT 0x10 macro
H A Dgfx_8_0_sh_mask.h11546 #define CGTS_CU5_SP0_CTRL_REG__SP01__SHIFT 0x10 macro
H A Dgfx_8_1_sh_mask.h11944 #define CGTS_CU5_SP0_CTRL_REG__SP01__SHIFT 0x10 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h24315 #define CGTS_CU5_SP0_CTRL_REG__SP01__SHIFT … macro
H A Dgc_9_1_sh_mask.h25731 #define CGTS_CU5_SP0_CTRL_REG__SP01__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h25862 #define CGTS_CU5_SP0_CTRL_REG__SP01__SHIFT … macro