Home
last modified time | relevance | path

Searched refs:CG_CGLS_TILE_0 (Results 1 – 2 of 2) sorted by relevance

/dragonfly/sys/dev/drm/radeon/
H A Dcypress_dpm.c128 WREG32_CG(CG_CGLS_TILE_0, 0xFFFFFFFF); in cypress_gfx_clock_gating_enable()
155 WREG32_CG(CG_CGLS_TILE_0, 0); in cypress_gfx_clock_gating_enable()
H A Devergreend.h239 #define CG_CGLS_TILE_0 0x20 macro