Home
last modified time | relevance | path

Searched refs:CG_CGLS_TILE_5 (Results 1 – 2 of 2) sorted by relevance

/dragonfly/sys/dev/drm/radeon/
H A Dcypress_dpm.c133 WREG32_CG(CG_CGLS_TILE_5, 0xFFFFFFFF); in cypress_gfx_clock_gating_enable()
160 WREG32_CG(CG_CGLS_TILE_5, 0); in cypress_gfx_clock_gating_enable()
H A Devergreend.h244 #define CG_CGLS_TILE_5 0x25 macro