Home
last modified time | relevance | path

Searched refs:CG_CLKPIN_CNTL_2__MUX_TCLK_TO_XCLK__SHIFT (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/smu/
H A Dsmu_7_0_0_sh_mask.h242 #define CG_CLKPIN_CNTL_2__MUX_TCLK_TO_XCLK__SHIFT 0x8 macro
H A Dsmu_7_1_1_sh_mask.h232 #define CG_CLKPIN_CNTL_2__MUX_TCLK_TO_XCLK__SHIFT 0x8 macro
H A Dsmu_7_0_1_sh_mask.h232 #define CG_CLKPIN_CNTL_2__MUX_TCLK_TO_XCLK__SHIFT 0x8 macro
H A Dsmu_7_1_0_sh_mask.h232 #define CG_CLKPIN_CNTL_2__MUX_TCLK_TO_XCLK__SHIFT 0x8 macro
H A Dsmu_7_1_2_sh_mask.h232 #define CG_CLKPIN_CNTL_2__MUX_TCLK_TO_XCLK__SHIFT 0x8 macro
H A Dsmu_7_1_3_sh_mask.h258 #define CG_CLKPIN_CNTL_2__MUX_TCLK_TO_XCLK__SHIFT 0x8 macro