Home
last modified time | relevance | path

Searched refs:CG_SPLL_FUNC_CNTL_5__RESET_TIMER__SHIFT (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/smu/
H A Dsmu_7_0_0_sh_mask.h182 #define CG_SPLL_FUNC_CNTL_5__RESET_TIMER__SHIFT 0x4 macro
H A Dsmu_7_1_1_sh_mask.h176 #define CG_SPLL_FUNC_CNTL_5__RESET_TIMER__SHIFT 0x4 macro
H A Dsmu_7_0_1_sh_mask.h176 #define CG_SPLL_FUNC_CNTL_5__RESET_TIMER__SHIFT 0x4 macro
H A Dsmu_7_1_0_sh_mask.h176 #define CG_SPLL_FUNC_CNTL_5__RESET_TIMER__SHIFT 0x4 macro
H A Dsmu_7_1_2_sh_mask.h176 #define CG_SPLL_FUNC_CNTL_5__RESET_TIMER__SHIFT 0x4 macro
H A Dsmu_7_1_3_sh_mask.h202 #define CG_SPLL_FUNC_CNTL_5__RESET_TIMER__SHIFT 0x4 macro