Home
last modified time | relevance | path

Searched refs:CPC_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h1496 #define CPC_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT 0x17 macro
H A Dgfx_8_0_sh_mask.h1930 #define CPC_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT 0x17 macro
H A Dgfx_8_1_sh_mask.h2452 #define CPC_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT 0x17 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h11750 #define CPC_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT … macro
H A Dgc_9_1_sh_mask.h13305 #define CPC_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h13083 #define CPC_INT_CNTL__PRIV_REG_INT_ENABLE__SHIFT … macro