Home
last modified time | relevance | path

Searched refs:CPC_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT (Results 1 – 3 of 3) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h2264 #define CPC_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT 0x0 macro
H A Dgfx_8_0_sh_mask.h2810 #define CPC_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT 0x0 macro
H A Dgfx_8_1_sh_mask.h3332 #define CPC_PERFCOUNTER0_SELECT1__PERF_SEL2__SHIFT 0x0 macro