Home
last modified time | relevance | path

Searched refs:CPG_PERFCOUNTER0_SELECT1__CNTR_MODE3__SHIFT (Results 1 – 3 of 3) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h20894 #define CPG_PERFCOUNTER0_SELECT1__CNTR_MODE3__SHIFT … macro
H A Dgc_9_1_sh_mask.h22330 #define CPG_PERFCOUNTER0_SELECT1__CNTR_MODE3__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h22269 #define CPG_PERFCOUNTER0_SELECT1__CNTR_MODE3__SHIFT … macro