Home
last modified time | relevance | path

Searched refs:CPG_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT (Results 1 – 3 of 3) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h2250 #define CPG_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT 0xa macro
H A Dgfx_8_0_sh_mask.h2796 #define CPG_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT 0xa macro
H A Dgfx_8_1_sh_mask.h3318 #define CPG_PERFCOUNTER0_SELECT__PERF_SEL1__SHIFT 0xa macro