Home
last modified time | relevance | path

Searched refs:CP_DFY_CNTL__MODE_MASK (Results 1 – 5 of 5) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_8_0_sh_mask.h1291 #define CP_DFY_CNTL__MODE_MASK 0x60000000 macro
H A Dgfx_8_1_sh_mask.h1813 #define CP_DFY_CNTL__MODE_MASK 0x60000000 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h10343 #define CP_DFY_CNTL__MODE_MASK … macro
H A Dgc_9_1_sh_mask.h11949 #define CP_DFY_CNTL__MODE_MASK … macro
H A Dgc_9_2_1_sh_mask.h11756 #define CP_DFY_CNTL__MODE_MASK … macro