Home
last modified time | relevance | path

Searched refs:CP_DMA_ME_CONTROL__SRC_SELECT_MASK (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h2693 #define CP_DMA_ME_CONTROL__SRC_SELECT_MASK 0x60000000 macro
H A Dgfx_8_0_sh_mask.h3263 #define CP_DMA_ME_CONTROL__SRC_SELECT_MASK 0x60000000 macro
H A Dgfx_8_1_sh_mask.h3785 #define CP_DMA_ME_CONTROL__SRC_SELECT_MASK 0x60000000 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h19307 #define CP_DMA_ME_CONTROL__SRC_SELECT_MASK … macro
H A Dgc_9_1_sh_mask.h20743 #define CP_DMA_ME_CONTROL__SRC_SELECT_MASK … macro
H A Dgc_9_2_1_sh_mask.h20670 #define CP_DMA_ME_CONTROL__SRC_SELECT_MASK … macro