Home
last modified time | relevance | path

Searched refs:CP_DMA_PFP_CONTROL__SRC_CACHE_POLICY__SHIFT (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h2724 #define CP_DMA_PFP_CONTROL__SRC_CACHE_POLICY__SHIFT 0xd macro
H A Dgfx_8_0_sh_mask.h3296 #define CP_DMA_PFP_CONTROL__SRC_CACHE_POLICY__SHIFT 0xd macro
H A Dgfx_8_1_sh_mask.h3818 #define CP_DMA_PFP_CONTROL__SRC_CACHE_POLICY__SHIFT 0xd macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h19288 #define CP_DMA_PFP_CONTROL__SRC_CACHE_POLICY__SHIFT macro
H A Dgc_9_1_sh_mask.h20724 #define CP_DMA_PFP_CONTROL__SRC_CACHE_POLICY__SHIFT macro
H A Dgc_9_2_1_sh_mask.h20651 #define CP_DMA_PFP_CONTROL__SRC_CACHE_POLICY__SHIFT macro