Home
last modified time | relevance | path

Searched refs:CP_HPD_STATUS0__QUEUE_STATE_MASK (Results 1 – 5 of 5) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_8_0_sh_mask.h3877 #define CP_HPD_STATUS0__QUEUE_STATE_MASK 0x1f macro
H A Dgfx_8_1_sh_mask.h4399 #define CP_HPD_STATUS0__QUEUE_STATE_MASK 0x1f macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h12643 #define CP_HPD_STATUS0__QUEUE_STATE_MASK … macro
H A Dgc_9_1_sh_mask.h14072 #define CP_HPD_STATUS0__QUEUE_STATE_MASK … macro
H A Dgc_9_2_1_sh_mask.h13937 #define CP_HPD_STATUS0__QUEUE_STATE_MASK … macro